Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Home >>> QuickLogic >>> QL6325-E Datasheet

QL6325-E Datasheet - QuickLogic

Part Name
Description
MFG CO.
Other PDF
  not available.
PDF
DOWNLOAD     
QL6325-E image

Device Highlights
Flexible Programmable Logic
•  0.18 µm six layer metal CMOS process
•  1.8/2.5/3.3 V drive capable I/O
•  1536 logic cells
•  Up to 4,002 flip-flops
•  Up to 310 I/O pins
•  Up to 335 user-available pins
•  320,460 maximum system gates

Embedded Dual Port SRAM
•  Twenty-four 2,304-bit dual port high performance SRAM blocks
•  55,296 RAM bits
•  RAM/ROM/FIFO wizard for automatic configuration
• Configurable and cascadable

Programmable I/O
•  High performance I/O cell
•  Programmable slew rate control
•  Programmable I/O standards:
  LVTTL, LVCMOS, LVCMOS18, PCI, GTL+, SSTL2, and SSTL3
  Eight independent I/O banks
  Three register configurations: Input, Output, and Output Enable

Advanced Clock Network
•  Nine global clock networks:
  One dedicated
  Eight programmable
•  20 quad-net networks—five per quadrant
•  16 I/O controls—two per I/O bank
•  Four phase locked loops

 

Page Link's: 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51 
 

Part Name
Description
PDF
MFG CO.
Low Power FPGA Combining Performance, Density, and Embeded RAM
Unspecified
PLD Gate pASIC3 FPGA Combining High Performance and High Density
Unspecified
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
8,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
Unspecified
3.3V and 5.0V pASIC® 2 FPGA Combining Speed, Density, Low Cost and Flexibility
Unspecified
3.3V and 5.0V pASIC® 2 FPGA Combining Speed, Density, Low Cost and Flexibility
Unspecified
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
Unspecified
Ripple Attenuator Modules
Vicor

Share Link: 

All Rights Reserved© datasheetq.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]