

8K-Bit Microwire Serial EEPROM



FEATURES

- High speed operation: 3MHz @ V_{cc} ≥ 2.5V
- Low power CMOS technology
- 1.8 to 5.5 volt operation
- Selectable x8 or x16 memory organization
- Self-timed write cycle with auto-clear
- Software write protection
- Power-up inadvertant write protection
- 1,000,000 Program/erase cycles
- 100 year data retention
- Industrial and extended temperature ranges
- Sequential read
- "Green" package option available

PIN CONFIGURATION

PDIP (L), SOIC (V) TSSOP (Y), TDFN (ZD4)					
CS	1	8	V _{CC} NC		
SK	2	7			
DI	3	6	ORG		
DO	4	5	GND		

PIN FUNCTION


Pin Name	Function
CS	Chip Select
SK	Serial Clock Input
DI	Serial Data Input
DO	Serial Data Output
V_{CC}	Power Supply
GND	Ground
ORG	Memory Organization
NC	No Connection

Note: When the ORG pin is connected to V_{CC} , x16 organization is selected. When it is connected to ground, x8 organization is selected. If the ORG pin is left unconnected, then an internal pull-up device will select x16 organization.

DESCRIPTION

The CAT93C76 is an 8K-bit Serial EEPROM memory device which is configured as either registers of 16 bits (ORG pin at V_{CC} or Not Connected) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C76 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8-pin PDIP, SOIC, TSSOP and 8-pad TDFN packages.

FUNCTIONAL SYMBOL



For Ordering Information details, see page 12.



ABSOLUTE MAXIMUM RATINGS(1)

Parameters	Ratings	Units
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-65 to 150	°C
Voltage on any Pin with Respect to Ground ⁽²⁾	-2.0 to +V _{CC} +2.0	V
V _{CC} with Respect to Ground	-2.0 to +7.0	V
Lead Soldering Temperature (10 seconds)	300	°C
Output Short Circuit Current ⁽³⁾	100	mA

RELIABILITY CHARACTERISTICS(3)

Symbol	Parameter	Reference Test Method	Min	Units
N _{END} ⁽⁴⁾	Endurance	MIL-STD-883, Test Method 1033	1,000,000	Cycles/Byte
$T_{DR}^{(4)}$	Data Retention	MIL-STD-883, Test Method 1008	100	Years
$V_{ZAP}^{(4)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000	V
I _{LTH} ⁽⁴⁾⁽⁵⁾	Latch-Up	JEDEC Standard 17	100	mA

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +5.5V unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
I _{CC1}	Power Supply Current (Write)	f _{SK} = 1MHz; V _{CC} = 5.0V		1	3	mA
I _{CC2}	Power Supply Current (Read)	f_{SK} = 1MHz; V_{CC} = 5.0V		300	500	μA
I _{SB1}	Power Supply Current (Standby) (x8 Mode)	CS = 0V ORG = GND		2	10	μA
I _{SB2}	Power Supply Current (Standby) (x16Mode)	CS = 0V ORG = Float or V _{CC}		0 ⁽⁶⁾	10	μΑ
I _{LI}	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC}$		0 ⁽⁶⁾	10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC} , $CS = 0V$		0 ⁽⁶⁾	10	μA
I _{LORG}	ORG Pin Leakage Current	ORG = GND or ORG = V _{CC}		1	10	μA
V _{IL1}	Input Low Voltage	4.5V ≤ V _{CC} ≤ 5.5V	-0.1		0.8	V
V_{IH1}	Input High Voltage	4.5V ≤ V _{CC} ≤ 5.5V	2		V _{CC} + 1	V
V _{IL2}	Input Low Voltage	1.8V ≤ V _{CC} < 4.5V	0		V _{CC} x 0.2	V
V _{IH2}	Input High Voltage	1.8V ≤ V _{CC} < 4.5V	V _{CC} x 0.7		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	$4.5V \le V_{CC} \le 5.5V$; $I_{OL} = 2.1mA$			0.4	V
V _{OH1}	Output High Voltage	$4.5V \le V_{CC} \le 5.5V$; $I_{OH} = -400\mu A$	2.4			V
V _{OL2}	Output Low Voltage	$1.8V \le V_{CC} < 4.5V$; $I_{OL} = 100\mu A$			0.1	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} < 4.5V$; $I_{OH} = -100\mu A$	V _{CC} - 0.2			V

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20ns.
- (3) Output shorted for no more than one second.
- (4) These parameters are tested initially and after a design or process change that affects the parameter.
- (5) Latch-up protection is provided for stresses up to 100 mA on I/O pins from -1V to $V_{CC} + 1V$.
- (6) 0μA is defined as less than 900nA.



PIN CAPACITANCE⁽¹⁾

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT}	Output Capacitance (DO)	$V_{OUT} = 0V$			5	pF
C _{IN}	Input Capacitance (CS, SK, DI, ORG)	$V_{IN} = 0V$			5	рF

INSTRUCTION SET⁽²⁾

	Start		Addr	ess	Data		
Instruction	Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A10-A0	A9-A0			Read Address AN- A0
ERASE	1	11	A10-A0	A9-A0			Clear Address AN- A0
WRITE	1	01	A10-A0	A9-A0	D7-D0	D15-D0	Write Address AN- A0
EWEN	1	00	11XXXXXXXXXX	11XXXXXXXX			Write Enable
EWDS	1	00	00XXXXXXXXX	00XXXXXXXX			Write Disable
ERAL	1	00	10XXXXXXXXX	10XXXXXXXX			Clear All Addresses
WRAL	1	00	01XXXXXXXXX	01XXXXXXXX	D7-D0	D15-D0	Write All Addresses

A.C. CHARACTERISTICS

				Limits			
		Test	V _{cc} =	1.8V - 2.5V	V _{CC} = 2.5V - 5.5V		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Units
t _{CSS}	CS Setup Time		100		50		ns
t _{CSH}	CS Hold Time		0		0		ns
t _{DIS}	DI Setup Time		100		50		ns
t _{DIH}	DI Hold Time		100		50		ns
t _{PD1}	Output Delay to 1			250		150	ns
t _{PD0}	Output Delay to 0	$C_L = 100 pF^{(3)}$		250		150	ns
$t_{HZ}^{(1)}$	Output Delay to High-Z			150		100	ns
t _{EW}	Program/Erase Pulse Width			5		5	ms
t _{CSMIN}	Minimum CS Low Time		200		150		ns
t _{SKHI}	Minimum SK High Time		250		150		ns
t _{SKLOW}	Minimum SK Low Time		250		150		ns
t _{SV}	Output Delay to Status Valid			250		100	ns
SK _{MAX}	Maximum Clock Frequency		DC	1000	DC	3000	kHz

POWER-UP TIMING (1)(4)

Symbol	Parameter	Max	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

- (1) These parameters are tested initially and after a design or process change that affects the parameter.
- (2) Address bit A10 for the 1,024x8 org. and A9 for the 512x16 org. are "don't care" bits, but must be kept at either a "1" or "0" for READ, WRITE and ERASE commands.
- (3) The input levels and timing reference points are shown in the "AC Test Conditions" table.
 (4) t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.



A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50ns	
Input Pulse Voltages	0.4V to 2.4V	$4.5V \le V_{CC} \le 5.5V$
Timing Reference Voltages	0.8V, 2.0V	$4.5V \le V_{CC} \le 5.5V$
Input Pulse Voltages	0.2V _{CC} to 0.7V _{CC}	1.8V ≤ V _{CC} ≤ 4.5V
Timing Reference Voltages	0.5V _{CC}	$1.8V \le V_{CC} \le 4.5V$

DEVICE OPERATION

The CAT93C76 is a 8192-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C76 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 13-bit instructions control the read, write and erase operations of the device. When organized as X8, seven 14-bit instructions control the read, write and erase operations of the device. The CAT93C76 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 10-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations). The most significant bit of the address is "don't care" but it must be present.

Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C76 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

For the CAT93C76, after the initial data word has been shifted out and CS remains asserted with the SK continuing to toggle, the device automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to togale, the device will keep incrementing to the next address automatically until it reaches the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit.

Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C76 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.



Figure 1. Sychronous Data Timing




Figure 2. Read Instruction Timing





Figure 3. Write Instruction Timing





Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C76 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase/Write Enable and Disable

The CAT93C76 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C76 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C76 can be

determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C76 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.

Note 1: After the last data bit has been sampled, Chip Select (CS) must be brought Low before the next rising edge of the clock (SK) in order to start the self-timed high voltage cycle. This is important because if CS is brought low before or after this specific frame window, the addressed location will not be programmed or erased.

Power-On Reset (POR)

The CAT93C76 incorporates Power-On Reset (POR) circuitry which protects the device against malfunctioning while V_{CC} is lower than the recommended operating voltage.

The device will power up into a read-only state and will power-down into a reset state when VCC crosses the POR level of ~1.3 V.

Figure 4. Erase Instruction Timing






Figure 5. EWEN/EWDS Instruction Timing




Figure 6. ERAL Instruction Timing






Figure 7. WRAL Instruction Timing






PACKAGE OUTLINE DRAWING


PDIP 8-Lead 300mils (L) (1)(2)



SYMBOL	MIN	NOM	MAX
Α			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
С	0.20	0.25	0.36
D	9.02	9.27	10.16
Е	7.62	7.87	8.25
е		2.54 BSC	
E1	6.10	6.35	7.11
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW






For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-001.

MAX



SOIC 8-Lead 150mils (V) $^{(1)(2)}$




Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

MIN


NOM

SYMBOL

TOP VIEW



SIDE VIEW




END VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.





TSSOP 8-Lead (Y) (1)(2)



SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
Е	6.30	6.40	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ1	0°		8°

TOP VIEW







For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.




TDFN 8-Pad 3 x 3mm (ZD4) $^{(1)(2)}$







DETAIL A




FRONT VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-229.



EXAMPLE OF ORDERING INFORMATION



- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a 93C76VI-GT3 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel)
- (4) Product die revision letter is marked on top of the package as a suffix to the production date code (e.g., AYWWA.) For additional information, please contact your Catalyst sales office.
- (5) For TDFN 3 x 3mm package Tape and Reel = 2000 pcs/reel, all others = 3000 pcs/reel.
- (6) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

REVISION HISTORY

Date	Rev.	Comments
08/11/2004	Α	Initial Issue
09/21/2007	В	Added Package Outline Drawings Updated the Example of Ordering Information

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following: Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™ and Quad-Mode™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000

Fax: 408.542.1200 www.catsemi.com

Document No: MD-1090

Revision: B

Issue date: 09/21/07

[©] Catalyst Semiconductor, Inc.