16-bit Proprietary Microcontroller смоз

F²MC-16LX MB90385 Series

MB90387/387S/F387/F387S/MB90V495G

DESCRIPTION

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F²MC^{*} family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:


8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

*: "F²MC", an abbreviation for FUJITSU Flexible Microcontroller, is a registered trademark of FUJITSU Ltd.

■ FEATURES

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed.
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).



• 16 Mbyte CPU memory space

• 24-bit internal addressing

• Instruction system best suited to controller

- · Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- · Enhanced multiply-divide instructions and RETI instructions
- · Enhanced high-precision computing with 32-bit accumulator

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- · Enhanced various pointer indirect instructions
- · Barrel shift instructions
- Increased processing speed
 - 4-byte instruction queue
- Powerful interrupt function with 8 levels and 34 factors

• Automatic data transfer function independent of CPU

• Expanded intelligent I/O service function (EI² OS): Maximum of 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and clock timer only)
- · Clock mode (a mode that operates sub clock and clock timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

- CMOS technology
- I/O port
 - General-purpose input/output port (CMOS output) :

MB90387, MB90F387 : 34 ports (including 4 high-current output ports) MB90387S, MB90F387S : 36 ports (including 4 high-current output ports)

• Timer

- Time-base timer, clock timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
 - 16-bit free run timer: 1 channel
 - 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

CAN controller: 1 channel

- · Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 Kbps to 1 Mbps (by 16 MHz machine clock)
- · CAN wake-up

• UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

(Continued)

- DTP/External interrupt: 4 channels, CAN wakeup: 1channel
 - Module for activation of expanded intelligent I/O service (EI²OS), and generation of external interrupt.
- Delay interrupt generator module
 - Generates interrupt request for task switching.

• 8/10-bit A/D converter: 8 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125 μs (at 16-MHz machine clock, including sampling time)

• Program patch function

• Address matching detection for 2 address pointers.

■ PRODUCT LINEUP

	Part Number	MB90F387/S	MB90387/S	MB90V495G		
Parameter		WID501 50775	WD9030773	WD907495G		
Classification		Flash ROM	Mask ROM	Evaluation product		
ROM capacity		64 Kby	rtes			
RAM capacity		2 Kbyt	tes	6 Kbytes		
Process			CMOS			
Package		LQFP-48 (0.50	mm width)	PGA256		
Operating powe	er supply voltage	3.5 V to 5	5.5 V	4.5 V to 5.5 V		
Special power s emulator*1	supply for			None		
CPU functions		Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction executio	: 8 bits and 16 bits : 1 byte to 7 bytes : 1 bit, 8 bits, 16 bits on time : 62.5 ns (at 16-M			
		Interrupt processing time : 1.5 µs at minimum (at 16-MHz machine clock)				
Low power consumption (standby) mode		Sleep mode/Clock mode/Time-base timer mode/ Stop mode/CPU intermittent				
I/O port		General-purpose input/output ports (CMOS output) : 34 ports (36 ports ^{*2}) including 4 high-current output ports (P14 to P17)				
Time-base time	r	18-bit free-run counter Interrupt cycle : 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)				
Watchdog time	r	Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)				
16 hit input/	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of	overflow			
16-bit input/ output timer	Input capture	Number of channels: 4 Retaining free-run timer value both edges)	e set by pin input (rising e	edge, falling edge, and		
16-bit reload timer		Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.				
Clock timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)				
8/16-bit PPG tir	ner	Number of channels: 2 (four 8-bit channels are available also.) PPG operation is allowed with four 8-bit channels or one 16-bit channel. Outputting pulse wave of arbitrary cycle or arbitrary duty is allowed. Count clock: 62.5 ns to 1 μ s (with 16 MHz machine clock)				

(Continued)

Part Number Parameter	MB90F387/S	MB90F387/S MB90387/S			
Delay interrupt generator module	Interrupt generator modul	e for task switching. Used	for realtime OS.		
DTP/External interrupt		falling edge, "H" level or "L nded intelligent I/O service			
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 μs (at 16-MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode : Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode : Conversion of selected channel is stopped and activated alternately.				
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 Kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 Kbps Communication is allowed by bi-directional serial communication function ar master/slave type connection.				
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 Kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up				

*1 : Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

*2 : MB90387S, MB90F387S

■ PACKAGES AND PRODUCT MODELS

Package	MB90F387/S	MB90387/S	
FPT-48P-M26	0	\bigcirc	

 \bigcirc : Yes \times : No

Note : Refer to ■ PACKAGE DIMENSION for details of the package.


■ PRODUCT COMPARISON

Memory space

When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000H to FFFFFFH is viewed on 00 bank and an image of FE0000H to FF3FFFH is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/S/387/S, an image from FF4000_H to FFFFF_H is viewed on 00 bank and an image of FE0000_H to FF3FFF_H is viewed only on FF bank.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Pin name	Circuit type	Function	
1	AVcc		Vcc power input pin for A/D converter.	
2	AVR		Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.	
	P50 to P57		General-purpose input/output ports.	
3 to 10	AN0 to AN7	E	Functions as analog input pin for A/D converter. Valid when analog input setting is "enabled."	
	P37		General-purpose input/output ports.	
11	ADTG	D	Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.	
	P20		General-purpose input/output ports.	
12	TIN0	D	Function as an event input pin for reload timer 0. Use the pin by setting as input port.	
	P21		General-purpose input/output ports.	
13	ΤΟΤ0	D	Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."	
	P22		General-purpose input/output ports.	
14	TIN1	D	Function as an event input pin for reload timer 1. Use the pin by setting as input port.	
	P23		General-purpose input/output ports.	
15	TOT1	D	Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."	
16 to 19	P24 to P27	D	General-purpose input/output ports.	
101019	INT4 to INT7	D	Functions as external interrupt input pin. Use the pin by setting as input port.	
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.	
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.	
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.	
23	RST	В	External reset input pin.	
24	Vcc		Power source (5 V) input pin.	
25	Vss		Power source (0 V) input pin.	
26	С		Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$	
27	X0	А	Pin for high-rate oscillation.	
28	X1	А	A Pin for high-rate oscillation.	
	P10 to P13		General-purpose input/output ports.	
29 to 32	IN0 to IN3	D	Functions as trigger input pins of input capture channels 0 to 3. Use the pins by setting as input ports.	


(Continued)

Pin No.	Pin name	Circuit type	Function
	P14 to P17		General-purpose input/output ports. High-current output ports.
33 to 36	33 to 36 PPG0 to PPG3		Functions as output pin of PPG timers 01 and 23. Valid when output setting is "enabled."
37	P40	D	General-purpose input/output port.
37	SIN1	D	Serial data input pin for UART. Use the pin by setting as input port.
	P41		General-purpose input/output port.
38	SCK1	D	Serial clock input pin for UART. Valid only when serial clock input/output setting on UART is "enabled."
	P42		General-purpose input/output port.
39	SOT1	D	Serial data input pin for UART. Valid only when serial data input/output set- ting on UART is "enabled."
	P43		General-purpose input/output port.
40	ТХ	D	Transmission output pin for CAN. Valid only when output setting is "enabled."
	P44		General-purpose input/output port.
41	RX	D	Transmission output pin for CAN. Valid only when output setting is "enabled."
42 to 45	P30 to P33	D	General-purpose input/output ports.
46	X0A*	А	Pin for low-rate oscillation.
40	P35*	A	General-purpose input/output port.
47	X1A*	А	Pin for low-rate oscillation.
47	P36*	A	General-purpose input/output port.
48	AVss		Vss power source input pin for A/D converter.

* : MB90387, MB90F387 : X1A, X0A MB90387S, MB90F387S: P36, P35

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X1A X0 X0A X0A X0A X0A X0A X0A X0A X0A X0A	 High-rate oscillation feedback resistor, approx.1 MΩ Low-rate oscillation feedback resistor, approx.10 MΩ
В	$R \neq R$ $R \neq $	 Hysteresis input with pull-up resistor. Pull-up resistor, approx.50 kΩ
С	R ∭────₩──── Hysteresis input	Hysteresis input
D	Vcc Pch Digital output Nch Digital output Nch Vss W vss Hysteresis input Standby control	 CMOS hysteresis input CMOS level output Standby control provided
E	Vcc Pch Digital output Nch Digital output Nch Vss W Ss Hysteresis input Standby control Analog input	 CMOS hysteresis input CMOS level output Shared for analog input pin Standby control provided



HANDLING DEVICES

• Do Not Exceed Maximum Rating (preventing "latch up")


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc and Vss.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

• Handling Unused Pins

Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up
or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input pins open under
output status, or process as input pins if they are under input status.

Using External Clock

• When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



Notes When Using No Sub Clock

• If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

About Power Supply Pins

- If two or more Vcc and Vss exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1 μF across Vcc and Vss.

Crystal Oscillator Circuit

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

Caution on Operations during PLL Clock Mode

• If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

• Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

Handling Pins When A/D Converter is Not Used


• If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

• Note on Turning on Power

 For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50 μs of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

• Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.
 For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.




■ MEMORY MAP

MB90385 series allows specifying a memory access mode "single chip mode."

1. Memory allocation of MB90385

MB90385 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16 Mbyte memory space of external access memory is accessible.

2. Memory map



Note : When internal ROM is operating, F²MC-16LX allows viewing ROM data image on FF bank at upper-level of 00 bank. This function is called "mirroring ROM," which allows effective use of C compiler small model. F²MC-16LX assigns the same low order 16-bit address to FF bank and 00 bank, which allows referencing table in ROM without specifying "far" using pointer.

For example, when accessing to "00C000H", ROM data at "FFC000H" is accessed actually. However, because ROM area of FF bank exceeds 48 Kbytes, viewing all areas is not possible on 00 bank image. Because ROM data of "FF4000H" to "FFFFFFH" is viewed on "004000H" to "00FFFFH" image, store a ROM data table in area "FF4000H" to "FFFFFFH."

■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value		
00000н		(Reserv	ed area) *				
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB		
00002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB		
00003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB		
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB		
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB		
000006н to 000010н		(Reserv	ed area) *				
000011н	DDR1	Port 1 direction data register	R/W	Port 1	0000000в		
000012н	DDR2	Port 2 direction data register	R/W	Port 2	0000000в		
000013н	DDR3	Port 3 direction data register	R/W	Port 3	000Х0000в		
000014н	DDR4	Port 4 direction data register	R/W	Port 4	ХХХ00000в		
000015н	DDR5	Port 5 direction data register	R/W	Port 5	0000000в		
000016н to 00001Ан		(Reserved area) *					
00001Bн	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111в		
00001Cн to 000025н		(Reserv	ed area) *				
000026н	SMR1	Serial mode register 1	R/W		0000000в		
000027н	SCR1	Serial control register 1	R/W, W		00000100в		
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W	UART1	XXXXXXXXB		
000029н	SSR1	Serial status data register 1	R, R/W		00001000в		
00002Ан		(Reserv	ed area) *	•			
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0ХХХ0000в		
00002Cн to 00002Fн		(Reserved area) *					
000030н	ENIR	DTP/External interrupt permission register	R/W		0000000в		
000031 н	EIRR	DTP/External interrupt permission register	R/W	DTP/External interrupt	XXXXXXXXB		
000032н			R/W		0000000в		
000033н	ELVR	Detection level setting register	R/W	1	0000000в		

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value			
000034н	ADCS	A/D control status register	R/W		0000000в			
000035н	ADCS	A/D control status register	R/W, W	8/10-bit	0000000в			
000036н	ADCR	P A/D data register	W, R	A/D converter	XXXXXXXXB			
000037н	ADCR	A/D data register	R		00101ХХХв			
000038н to 00003Fн		(Reserved area) *						
000040н	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/1	0Х000ХХ1в			
000041н	PPGC1	PPG1 operation mode control register	R/W, W		0Х00001в			
000042н	PPG01	PPG0/1 count clock selection register	R/W		000000XXB			
000043н		(Reserved area) *						
000044н	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/3	0Х000ХХ1в			
000045н	PPGC3	PPG3 operation mode control register	R/W, W		0Х00001в			
000046н	PPG23	PPG2/3 count clock selection register	R/W		000000XX _B			
000047н to 00004Fн		(Reserve	ed area) *					
000050н	IPCP0	Input conture data register 0	R		XXXXXXXXB			
000051н	IFCFU	Input capture data register 0	ĸ	-	XXXXXXXXB			
000052н	IPCP1	Input capture data register 1	R		XXXXXXXXB			
000053н			ĸ		XXXXXXXXB			
000054н	ICS01	Input capture control status register	R/W	16-bit input/output timer	0000000в			
000055н	ICS23		11/ 11		0000000в			
000056н	TCDT	Timer counter data register	R/W		0000000в			
000057н			17/ 77	ļ	0000000в			
000058н	TCCS	Timer counter control status register	R/W]	0000000в			
000059н		(Reserve	ed area) *					
00005Ан	IPCP2	Input capture data register 2	P		XXXXXXXXB			
00005Вн		input capture data register 2	R	16-bit input/output	XXXXXXXXB			
00005Сн		Input conture data register 2	Р	timer	XXXXXXXXB			
00005Dн	16663	PCP3 Input capture data register 3	R	l F	XXXXXXXX			

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value	
00005Eн to 000065н		(Reserv	ed area) *			
000066н	THOODS		R/W		0000000в	
000067н	TMCSR0	-	R/W	- 16-bit reload timer 0	XXXX0000 _B	
000068н	TM00D4	Timer control status register	R/W		0000000в	
000069н	TMCSR1		R/W	- 16-bit reload timer 1	XXXX0000 _B	
00006Ан to 00006Ен		(Reserv	ed area) *			
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXX1B	
000070н to 00007Fн		(Reserv	ed area) *			
000080н	BVALR	Message buffer enabling register	R/W	CAN controller	0000000в	
000081н		(Reserv	ed area) *			
000082н	TREQR	Send request register	R/W	CAN controller	0000000в	
000083н		(Reserv	ed area) *			
000084н	TCANR	Send cancel register	W	CAN controller	0000000в	
000085н		(Reserv	ed area) *			
000086н	TCR	Send completion register	R/W	CAN controller	0000000в	
000087н		(Reserv	ed area) *			
000088н	RCR	Receive completion register	R/W	CAN controller	0000000в	
000089н		(Reserv	ed area) *			
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000в	
00008Вн		(Reserv	ed area) *			
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000в	
00008Dн		(Reserv	ed area) *	• I		
00008Eн	RIER	Receive completion interrupt permission register	R/W	CAN controller	0000000в	
00008Fн to 00009Dн	(Reserved area) *					
00009Ен	PACSR	Address detection control register	R/W	Address matching detection function	0000000в	
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0B	

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в
0000A1 н	CKSCR	Clock selection register	R,R/W	Clock	11111100в
0000A2н to 0000A7н		(Reserv	ed area) *		
0000А8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 _B
0000А9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1XX00100в
0000ААн	WTC	Clock timer control register	R,R/W	Clock timer	1Х001000в
0000АВн to 0000АDн		(Reserv	ed area) *		
0000АЕн	FMCS	Flash memory control status register	R,W,R/W	512k-bit flash memory	000Х0000в
0000AFн		(Reserv	ed area) *		
0000В0н	ICR00	Interrupt control register 00		-	00000111в
0000В1н	ICR01	Interrupt control register 01			00000111в
0000В2н	ICR02	Interrupt control register 02			00000111в
0000ВЗн	ICR03	Interrupt control register 03			00000111в
0000В4н	ICR04	Interrupt control register 04			00000111в
0000В5н	ICR05	Interrupt control register 05			00000111в
0000В6н	ICR06	Interrupt control register 06			00000111в
0000В7н	ICR07	Interrupt control register 07	R/W		00000111в
0000В8н	ICR08	Interrupt control register 08	R/W	Interrupt controller	00000111в
0000В9н	ICR09	Interrupt control register 09			00000111в
0000ВАн	ICR10	Interrupt control register 10			00000111в
0000ВВн	ICR11	Interrupt control register 11]		00000111в
0000ВСн	ICR12	Interrupt control register 12]		00000111в
0000BDн	ICR13	Interrupt control register 13]		00000111в
0000ВЕн	ICR14	Interrupt control register 14]		00000111в
0000BFн	ICR15	Interrupt control register 15]		00000111в
0000C0н to 0000FFн		(Reserv	ed area) *		(Continue

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value	
001FF0н		Detection address setting register 0 (low-order)			XXXXXXXXB	
001FF1н	PADR0	Detection address setting register 0 (middle-order)	R/W	Address matching	XXXXXXXXB	
001FF2н		Detection address setting register 0 (high-order)			XXXXXXXXB	
001FF3н		Detection address setting register 1 (low-order)		detection function	XXXXXXXXB	
001FF4н	PADR1	Detection address setting register 1 (middle-order)	R/W		XXXXXXXXB	
001FF5н		Detection address setting register 1 (high-order)			XXXXXXXXB	
003900н	TMR0/	16-bit timer register 0/16-bit reload	R,W	16-bit reload timer 0	XXXXXXXXB	
003901н	TMRLR0	register	Γ, Ψ	To-bit reload timer 0	XXXXXXXXB	
003902н	TMR1/	16-bit timer register 1/16-bit reload	R,W	16-bit reload timer 1	XXXXXXXXB	
003903н	TMRLR1	register	Γ,νν		XXXXXXXXB	
003904н				· · ·		
to 00390Fн		(Reserve	ed area) *			
003910н	PRLL0	PPG0 reload register L	R/W		XXXXXXXXB	
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXXB	
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXXB	
003913н	PRLH1	PPG1 reload register H	R/W		XXXXXXXXB	
003914н	PRLL2	PPG2 reload register L	R/W	8/16-bit PPG timer	XXXXXXXXB	
003915н	PRLH2	PPG2 reload register H	R/W		XXXXXXXXB	
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXXB	
003917 н	PRLH3	PPG3 reload register H	R/W		XXXXXXXXB	
003918н to 00392Fн		(Reserve	ed area) *	· /		
003930н to 003BFFн		(Reserve	ed area) *			
003C00н to 003C0Fн		RAM (General-purpose RAM)				

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
003C10н to 003C13н	IDR0	ID register 0	R/W		XXXXXXXXB to XXXXXXXXB
003C14н to 003C17н	IDR1	ID register 1	R/W		XXXXXXXXB to XXXXXXXXB
003C18н to 003C1Bн	IDR2	ID register 2	R/W		XXXXXXXXB to XXXXXXXB
003C1Cн to 003C1Fн	IDR3	ID register 3	R/W		XXXXXXXXB to XXXXXXXB
003C20н to 003C23н	IDR4	ID register 4	R/W		XXXXXXXXB to XXXXXXXB
003C24н to 003C27н	IDR5	ID register 5	R/W	CAN controller	XXXXXXXXB to XXXXXXXB
003C28н to 003C2Bн	IDR6	ID register 6	R/W		XXXXXXXXB to XXXXXXXB
003C2Cн to 003C2Fн	IDR7	ID register 7	R/W	-	XXXXXXXXB to XXXXXXXB
003C30н 003C31н	DLCR0	DLC register 0	R/W		XXXXXXXXB XXXXXXXXB
003С32н 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXXB XXXXXXXXB
003C34н 003C35н	DLCR2	DLC register 2	R/W		XXXXXXXXB XXXXXXXXB
003C36н 003C37н	DLCR3	DLC register 3	R/W		XXXXXXXXB XXXXXXXXB
003C38н 003C39н	DLCR4	DLC register 4	R/W		XXXXXXXXB XXXXXXXXB
003СЗАн 003СЗВн	DLCR5	DLC register 5	R/W		XXXXXXXXB XXXXXXXXB

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
003С3Сн 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXXXB XXXXXXXXB
003C3Eн 003C3Fн	DLCR7	DLC register 7	R/W		XXXXXXXXB XXXXXXXXB
003C40н to 003C47н	DTR0	Data register 0	R/W		XXXXXXXXAB to XXXXXXXXB
003C48н to 003C4Fн	DTR1	Data register 1	R/W		XXXXXXXXAB to XXXXXXXXAB
003C50н to 003C57н	DTR2	Data register 2	R/W	-	XXXXXXXXAB to XXXXXXXAB
003C58н to 003C5Fн	DTR3	Data register 3	R/W	CAN controller	XXXXXXXXAB to XXXXXXXAB
003C60н to 003C67н	DTR4	Data register 4	R/W	-	XXXXXXXXAB to XXXXXXXAB
003C68н to 003C6Fн	DTR5	Data register 5	R/W	-	XXXXXXXXAB to XXXXXXXAB
003C70н to 003C77н	DTR6	Data register 6	R/W	-	XXXXXXXXXB to XXXXXXXXB
003C78н to 003C7Fн	DTR7	Data register 7	R/W	-	XXXXXXXXAB to XXXXXXXAB
003C80н to 003CFFн		(Res	erved area) *		
003D00н 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в 00XXX000в
003D02н	LEIR	Last event display register	R/W	-	000ХХ000в
003D03н		(Res	erved area) *		-
003D04н 003D05н	RTEC	Send/receive error counter	R		0000000в 0000000в
003D06н 003D07н	BTR	Bit timing register	R/W	CAN controller	11111111в X1111111в
003D08н	IDER	IDE register	R/W		XXXXXXXXB
003D09н		(Res	erved area) *		
003D0Ан	TRTRR	Send RTR register	R/W	CAN controller	0000000в

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value				
003D0Bн		(Reserve	ed area) *	1					
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXXB				
003D0Dн		(Reserve	ed area) *						
003D0Eн	TIER	Send completion interrupt permission register	R/W	CAN controller	0000000в				
003D0Fн		(Reserved area) *							
003D10н 003D11н	ANSE Accontance mask selection regist		R/W	CAN controller	XXXXXXXXB XXXXXXXXB				
003D12н 003D13н		(Reserve	ed area) *		·				
003D14н to 003D17н	AMR0	Acceptance mask register 0	R/W	- CAN controller	XXXXXXXXAB to XXXXXXXXAB				
003D18н to 003D1Bн	AMR1	Acceptance mask register 1	R/W		XXXXXXXXXB to XXXXXXXXB				
003D1Cн to 003DFFн		(Reserve	ed area) *						
003E00н to 003EFFн		(Reserved area) *							
003FF0н to 003FFFн		(Reserved area) *							

Initial values :

0 : Initial value of this bit is "0."

1 : Initial value of this bit is "1."

X : Initial value of this bit is undefined.

*: "Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

	El ² OS	Ir	nterrup	ot vector	Interrupt c	ontrol register		
Interrupt source	readiness	Nur	nber	Address	ICR	Address	Priority*3	
Reset	×	#08	08н	FFFFDC H			High	
INT 9 instruction	×	#09	09н	FFFFD8H			↑	
Exceptional treatment	×	#10	0Ан	FFFFD4H				
CAN controller reception completed (RX)	×	#11	0Вн	FFFFD0H				
CAN controller transmission completed (TX) / Node status transition (NS)	×	#12	0Сн	FFFFCCH	ICR00	0000B0н*1		
Reserved	×	#13	0Dн	FFFFC8н	ICR01	0000004		
Reserved	×	#14	0Ен	FFFFC4 _H	ICRUI	0000B1н		
CAN wakeup	Δ	#15	0Fн	FFFFC0н	10000	000000 *1	1	
Time-base timer	×	#16	10н	FFFFBC H	ICR02	0000B2н*1		
16-bit reload timer 0	Δ	#17	11н	FFFFB8 _H	10000	000000 #1		
8/10-bit A/D converter	Δ	#18	12н	FFFFB4н	ICR03	0000B3н*1		
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0н	ICR04	0000004 *1		
Reserved	×	#20	14н	FFFFAC H	ICR04	0000B4н*1		
Reserved	×	#21	15н	FFFFA8⊦	10005			
PPG timer ch0, ch1 underflow	×	#22	16 н	FFFFA4 _H	ICR05	0000B5н*2		
Input capture 0-input	Δ	#23	17н	FFFFA0 _H				
External interrupt (INT4/INT5)	Δ	#24	18 н	FFFF9C _H	ICR06	0000B6н*1		
Input capture 1-input	Δ	#25	19н	FFFF98⊦		000007 *1		
PPG timer ch2, ch3 underflow	×	#26	1Ан	FFFF94⊦	ICR07	0000B7н*1		
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90⊦	10000	000000 *1		
Clock timer	Δ	#28	1Сн	FFFF8C _H	ICR08	0000B8н*1		
Reserved	×	#29	1Dн	FFFF88⊦				
Input capture 2-input Input capture 3-input	×	#30	1Ен	FFFF84⊦	ICR09	0000B9н*1		
Reserved	×	#31	1Fн	FFFF80н			1	
Reserved	×	#32	20н	FFFF7C _H	ICR10	0000BAн*1		
Reserved	×	#33	21н	FFFF78⊦	10044	000000 *1	1	
Reserved	×	#34	22н	FFFF74 _H	ICR11	0000BBн*1		
Reserved	×	#35	23н	FFFF70н	100.40	000050 #1	↓	
16-bit reload timer 1	0	#36	24н	FFFF6C _H	ICR12	0000BCH*1	Low	

Interrupt source	El ² OS	In	terrup	t vector	Interrupt c	ontrol register	Priority*3	
interrupt source	readiness	Nun	nber	Address	ICR	Address	Priority *	
UART1 reception completed	0	#37	25н	FFFF68⊦	ICR13	0000BD _H *1	High	
UART1 transmission completed	Δ	#38	26н	FFFF64н		UUUUBDH ·	\uparrow	
Reserved	×	#39	27н	FFFF60H	ICR14	0000BE _H *1		
Reserved	×	#40	28н	FFFF5CH		UUUUBEH -		
Flash memory	×	#41	29н	FFFF58H				
Delay interrupt generation module	×	#42	2Ан	FFFF54 _H	ICR15	0000BFн*1	↓ Low	

- $\odot\,$: Available
- \times : Unavailable
- ◎ : Available El²OS function is provided.
- $\Delta\,$: Available when a cause of interrupt sharing a same ICR is not used.
- *1 : Peripheral functions sharing an ICR register have the same interrupt level.
 - If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
 - If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.
- *2 : Only 16-bit reload timer is ready for El²OS. Because PPG is not ready for El²OS, disable PPG interrupt when using El²OS with 16-bit reload timer.
- *3 : Priority when two or more interrupts of a same level occur simultaneously.

PERIPHERAL RESOURCES

1. I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.


• I/O port functions

An I/O port, using port data resister (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions :

- Port 1 : General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2 : General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3 : General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4 : General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5 : General-purpose input/output port, used also analog input pin.

• Port 1 pins block diagram (single-chip mode)




• Port 1 registers (single-chip mode)

- Port 1 registers include port 1 data register (PDR1) and port 1 direction register (DDR1).
- The bits configuring the register correspond to port 1 pins on a one-to-one basis.

itolation betwe	en port i registers and								
Port name Bits of register and corresponding pins									
Port 1	PDR1, DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
FOILT	Corresponding pins	P17	P16	P15	P14	P13	P12	P11	P10

Relation between port 1 registers and pins




• Port 2 pins block diagram (general-purpose input/output port)

• Port 2 registers

- Port 2 registers include port 2 data register (PDR2) and port 2 direction register (DDR2).
- The bits configuring the register correspond to port 2 pins on a one-to-one basis.

Relation between port 2 registers and pins

Port name	Bi	Bits of register and corresponding pins							
Port 2	PDR2,DDR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Port 2	Corresponding pins	P27	P26	P25	P24	P23	P22	P21	P20



• Port 3 pins block diagram (general-purpose input/output port)

• Port 3 registers


- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

Relation between port 3 registers and pins

Port name	Bits of register and corresponding pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
FUILS	Corresponding pins	P37	P36*	P35*		P33	P32	P31	P30

*: P35 and P36 do not exist on MB90387and MB90F387.

Port 4 pins block diagram




• Port 4 registers

- Port 4 registers include port 4 data register (PDR4) and port 4 direction register (DDR4).
- The bits configuring the register correspond to port 4 pins on a one-to-one basis.

Relation between port 4 registers and pins

Port name	Bits of register and corresponding pins								
Port 4	PDR4, DDR4			_	bit4	bit3	bit2	bit1	bit0
	Corresponding pins				P44	P43	P42	P41	P40

• Port 5 pins block diagram



• Port 5 registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

Port name	Bits of register and corresponding pins								
	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Port 5	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50

Relation between port 5 registers and pins

2. Time-Base Timer

The time-base time is an 18-bit free-run counter (time-base timer counter) that counts up in synchronization with the main clock (dividing main oscillation clock by 2).

- Four choices of interval time are selectable, and generation of interrupt request is allowed for each interval time.
- Provides operation clock signal to oscillation stabilizing wait timer and peripheral functions.

Interval timer function

- When the counter of time-base timer reaches an interval time specified by interval time selection bit (TBTC:TBC1, TBC0), an overflow (carrying-over) occurs (TBTC: TBOF=1) and interrupt request is generated.
- If an interrupt by overflow is permitted (TBTC: TBIE=1), an interrupt is generated when overflow occurs (TBTC: TBOF=1).

219/HCLK (Approx. 131.1 ms)

• The following four interval time settings are selectable :


Count clock	Interval time
	2 ¹² /HCLK (Approx. 1.0 ms)
2/HCLK (0.5 μs)	2 ¹⁴ /HCLK (Approx. 4.1 ms)
$2/102R(0.5 \mu\text{s})$	216/HCLK (Approx. 16.4 ms)

Interval time of time-base timer

HCLK: Oscillation clock

Values in parentheses "()" are those under operation of 4-MHz oscillation clock.

• Time-base timer block diagram



Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #16 (10H)

3. Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or clock timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

•Watchdog timer functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the clock timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit/clock timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.


Min	Max	Clock cycle	Min	Max	Clock cycle
Approx. 3.58 ms	Approx. 4.61 ms	2 ¹⁴ ±2 ¹¹ /HCLK	Approx. 0.457 s	Approx. 0.576 s	2 ¹² ±2 ⁹ /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	2 ¹⁶ ±2 ¹³ /HCLK	Approx. 3.584 s	Approx. 4.608 s	2 ¹⁵ ±2 ¹² /SCLK
Approx. 57.23 ms	3 ms Approx. 73.73 ms 2 ^{18±215} /HCLK		Approx. 7.168 s	Approx. 9.216 s	2 ¹⁶ ±2 ¹³ /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	2 ²¹ ±2 ¹⁸ /HCLK	Approx. 14.336 s	Approx. 18.432 s	2 ¹⁷ ±2 ¹⁴ /SCLK

Interval timer of watchdog timer

HCLK: Oscillation clock (4 MHz) , CSCLK: Sub clock (8.192 kHz)

- Notes: If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.
 - When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in clock timer control register (WTC) at "0," selecting output of clock timer.

Watchdog timer block diagram



4. 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

• Configuration of 16-bit input/output timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

• Functions of 16-bit input/output timer

(1) Functions of 16-bit free-run timer

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among four types of machine clock dividing rates.
- · Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (EI2OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000H" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

(2) Functions of input capture

The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (EI²OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

• 16-bit input/output timer block diagram




16-bit free-run timer

Counter value of 16-bit free-run timer is used as reference time (base time) of input capture.

• Input capture

Input capture detects rising edge, falling edge or both edges and retains a counter value of 16-bit free-run timer. Detection of edge on input signal is allowed to generate interrupt.

• 16-bit free-run timer block diagram



• Detailed pin assignment on block diagram

The 16-bit input/output timer includes a 16-bit free-run timer. Interrupt request number of the 16-bit free-run timer is as follows:

Interrupt request number: 19 (13H)


Prescaler

The prescaler divides a machine clock and provides a counter clock to the 16-bit up counter. Dividing ratio of the machine clock is specified by timer counter control status register (TCCS) among four values.

• Timer counter data register (TCDT)

The timer counter data register is a 16-bit up counter. A current counter value of the 16-bit free-run timer is read. Writing a value during halt of the counter allows setting an arbitrary counter value.

•Input capture block diagram



5. 16-bit Reload Timer

The 16-bit reload timer has the following functions:

- Count clock is selectable among 3 internal clocks and external event clock.
- Activation trigger is selectable between software trigger and external trigger.
- Generation of CPU interrupt is allowed upon occurrence of underflow on 16-bit timer register. Available as an interval timer using the interrupt function.
- When underflow of 16-bit timer register (TMR) occurs, one of two reload modes is selectable between oneshot mode that halts counting operation of TMR, and reload mode that reloads 16-bit reload register value to TMR, continuing TMR counting operation.
- The 16-bit reload timer is ready for expanded intelligent I/O service (EI²OS).
- MB90385 series device has 2 channels of built-in 16-bit reload timer.


Count clock	Activation trigger	Operation upon underflow
Internal clock mode	Software trigger, external trigger	One-shot mode, reload mode
Event count mode	Software trigger	One-shot mode, reload mode

• Operation mode of 16-bit reload timer

Internal clock mode

- The 16-bit reload timer is set to internal clock mode, by setting count clock selection bit (TMCSR: CSL1, CSL0) to "00_B", "01_B", "10_B".
- In the internal clock mode, the counter decrements in synchronization with the internal clock.
- Three types of count clock cycles are selectable by count clock selection bit (TMCSR: CSL1, CSL0) in timer control status register.
- Edge detection of software trigger or external trigger is specified as an activation trigger.

• 16-bit reload timer block diagram



6. Clock Timer Outline

The clock timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 7 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

• Interval timer function

- In the clock timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of clock timer is selectable among the following seven choices :


• Interval time of clock timer

Sub clock cycle	Interval time				
	2 ⁸ /SCLK (31.25 ms)				
	2º/SCLK (62.5 ms)				
	2 ¹⁰ /SCLK (125 ms)				
SCLK (122 μs)	2 ¹¹ /SCLK (250 ms) 2 ¹² /SCLK (500 ms)				
	2 ¹³ /SCLK (1.0 s)				
	2 ¹⁴ /SCLK (2.0 s)				

SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.

Clock timer block diagram



Actual interrupt request number of clock timer is as follows : Interrupt request number : #28 (1CH)

Clock timer counter

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

• Counter clear circuit

A circuit that clears the clock timer counter.

7. 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:

- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode


MB90385 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/ 3 have the same functions as those of PPG0/1.

• Functions of 8/-16-bit PPG timer


The 8/-16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.

• 8/16-bit PPG timer 0 block diagram



• 8/16-bit PPG timer 1 block diagram



8. Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


• Delay interrupt generation module outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Delay interrupt generation module outline

	Function and control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request. Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2Ан)
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El ² OS	Not ready for expanded intelligent I/O service.

• Delay interrupt generation module block diagram



Interrupt request latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

• Delay interrupt request generation/release register (DIRR)

Generates or releases delay interrupt request.

• Interrupt number

An interrupt number used in delay interrupt generation module is as follows: Interrupt number: #42 ($2A_H$)

9. DTP/External Interrupt and CAN Wakeup Outline

DTP/external interrupt transfers an interrupt request generated by an external peripheral device or a data transmission request to CPU, generating external interrupt request and activating expanded intelligent I/O service. Input RX of CAN controller is used as external interrupt input.

• DTP/external interrupt and CAN wakeup function

An interrupt request input from external peripheral device to external input pins (INT7 to INT4) and RX pin, just as interrupt request of peripheral device, generates an interrupt request. The interrupt request generates an external interrupt and activates expanded intelligent I/O service (EI²OS).


If the expanded intelligent I/O service (EI²OS) has been disabled by interrupt control register (ICR: ISE=0), external interrupt function is enabled and branches to interrupt processing.

If the El²OS has been enabled, (ICR: ISE=1), DTP function is enabled and automatic data transmission is performed by El²OS. After performing specified number of data transmission processes, the process branches to interrupt processing.

	External interrupt DTP function				
Input pin	5 pins (RX, and INT4 to INT7)				
	Specify for each pin with detection level setting register (ELVR).				
Interrupt cause	Input of "H" level/"L" level/rising edge/falling edge. Input of "H" level/ "L" level				
Interrupt number	#15 (0Fн) , #24 (18н) , #27 (1Вн)				
Interrupt control	Enabling or disabling output of interrupt request, using DTP/external interrupt permission register (ENIR).				
Interrupt flag	Retaining interrupt cause with DTP/external	interrupt cause register (EIRR).			
Process selection	Disable El ² OS (ICR: ISE=0) Enable El ² OS (ICR: ISE=1)				
Process	Branch to external interrupt process	After automatic data transmission by EI ² OS for specified number of times, branch to interrupt process.			

DTP/external interrupt and CAN wakeup outline

• DTP/External interrupt/CAN wakeup block diagram



10. 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- Activation trigger is selected among software trigger, internal timer output, and external trigger.

• Functions of 8/10-bit A/D converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).


The 8/10-bit A/D converter has the following functions:

- A/D conversion takes a minimum of 6.12 μs* for 1 channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 μ s*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of EI²OS is allowed upon occurrence of an interrupt request. With use of EI²OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).
- *: When operating with 16-MHz machine clock

Conversion mode	Description
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function re- sumes from the start channel.
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.

8/10-bit A/D converter conversion mode

• 8/10-bit A/D converter block diagram



11. UART Outline

UART is a general-purpose serial data communication interface for synchronous and asynchronous communication using external devices.

- Provided with bi-directional communication function for both clock-synchronous and clock-asynchronous modes.
- Provided with master/slave communication function (multi-processor mode). (Only master side is available.)
- Interrupt request is generated upon completion of reception, completion of transmission and detection of reception error.
- Ready for expanded intelligent service, EI²OS.

UART functions

	Description
Data buffer	Full-duplex double buffer
Transmission mode	Clock synchronous (No start/stop bit, no parity bit) Clock asynchronous (start-stop synchronous)
Baud rate	Built-in special-purpose baud-rate generator. Setting is selectable among 8 values. Input of external values is allowed. Use of clock from external timer (16-bit reload timer 0) is allowed.
Data length	7 bits (only asynchronous normal mode) 8 bits
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	Framing error Overrun error Parity error (not detectable in operation mode 1 (multi-processor mode))
Interrupt request	Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Ready for expanded intelligent I/O service (EI ² OS) in both transmis- sion and reception
Master/slave communication function (asynchronous, multi-processor mode)	Communication between 1 (master) and n (slaves) are available (usable as master only).

Note : Start/stop bit is not added upon clock-synchronous transmission. Data only is transmitted.

UART operation modes


	Operation mode	Data I	ength	Synchronization	Stop bit length	
		With parity	Without parity	Synchronization		
0	Asynchronous mode (normal mode)	7-bit or 8-bit		Asynchronous	1- bit or 2-bit *2	
1	Multi processor mode	8+1*1	—	Asynchronous		
2	Synchronous mode	8		Synchronous	No	

- : Disallowed

*1 : "+1" is an address/data selection bit used for communication control (bit 11 of SCR1 register: A/D).

*2 : Only 1 bit is detected as a stop bit on data reception.

UART block diagram



12. CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CANVer2.0A and Ver2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.

• Features of CAN controller


- CAN controller format is compliant with CANVer2.0A and Ver2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 Kbps to 1 Mbps (with 16-MHz machine clock).

Machine clock	Baud rate (Max)		
16 MHz	1 Mbps		
12 MHz	1 Mbps		
8 MHz	1 Mbps		
4 MHz	500 Kbps		
2 MHz	250 Kbps		

Data transmission baud rate

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID11bit in standard format, and at ID29bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.

CAN controller block diagram



13. Address Matching Detection Function Outline


The address matching detection function checks if an address of an instruction to be processed next to a currentlyprocessed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

Address matching detection function outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always retained in an address latch via internal data bus. By the address matching detection function, the address value retained in the address latch is always compared with an address specified in detection address setting register. If the compared address values match with each other, an instruction to be processed next by CPU is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.

Address latch Comparator PADR0 (24bit) Detection address setting register 0 PADR1 (24bit) Detection address setting register 1

Address matching detection function block diagram



Address latch


Retains address value output to internal data bus.

- Address detection control register (PACSR) Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1) Specifies addresses to be compared with values in address latch.


14. ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

• ROM mirror function selection module block diagram



• FF bank access by ROM mirror function



15. 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on flash memory:

- 1. Parallel writer
- 2. Serial special-purpose writer
- 3. Writing/deleting by program execution

This section describes "3. Writing/deleting by program execution."

• 512 Kbit flash memory outline

The 512K-bit flash memory is allocated on FF_H bank of CPU memory map. Using the function of flash memory interface circuit, the memory allows read access and program access from CPU.

Writing/deleting on flash memory is performed by instruction from CPU via flash memory interface. Because rewriting is allowed on mounted memory, modifying program and data is performed efficiently.

• Features of 512 Kbit flash memory

- 128 K words x 8 bits/64 K words x 16 bits (16 K + 8 K + 8 K + 32 K) sector configuration
- Automatic program algorithm (Embedded Algorithm[™] : Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Sector protection
- Expanded sector protection
- Temporaly sector unprotection
- * : Embedded Algorithm[™] is a registered trademark of Advanced Micro Devices.

Note : A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

• Flash memory writing/deleting

- Writing and reading data is not allowed simultaneously on the flash memory.
- Data writing and deleting on the flash memory is performed by the processes as follows: Make a copy of program on flash memory onto RAM. Then, execute the program copied on the RAM.

• List of registers and reset values in flash memory

Flash memory control status register (FMCS)	bit	7	6	5	4	3	2	1	0
riash memory control status register (rmCS)		0	0	0	Х	0	0	0	0
\times : Undefined	ľ								

• Sector configuration

For access from CPU, SA0 to SA3 are allocated in FF bank register.

Sector configuration of 512 Kbit flash memory

Flash memory	CPU address	Writer address*
	FF0000н	70000н
SA0 (32 Kbytes)		
	FF7FFFH	77FFFH
	FF8000H	78000н
SA1 (8 Kbytes)		
	FF9FFFH	79FFFн
	FFA000н	7А000н
SA2 (8 Kbytes)		
	FFBFFFH	7BFFFн
	FFC000н	7С000н
SA3 (16 Kbytes)		
	FFFFFH	7FFFFH

*: "Writer address" is an address equivalent to CPU address, which is used when data is written on flash memory, using parallel writer. When writing/ deleting data with general-purpose writer, the writer address is used for writing and deleting.

ELECTRIC CHARACTERISTICS

1. Absolute Maximum Rating

(Vss =	AVss =	0 V)
--------	--------	------

Peromotor	Symbol	Rat	ting	Unit	Remarks	
Parameter	Symbol	Min	Min Max		itemarks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*1	
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR*1	
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2	
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	*6	
Total maximum clamp current	$\sum $ Iclamp	—	20	mA	*6	
"L" level maximum output current	IOL1		15	mA	Normal output*3	
	OL2	—	40	mA	High-current output*3	
"L" level average output current	OLAV1	—	4	mA	Normal output*4	
	OLAV2	—	30	mA	High-current output*4	
"L" level maximum total output current	\sum IOL1	—	125	mA	Normal output	
	\sum IOL2	—	160	mA	High-current output	
"L" level average total output current	\sum IOLAV1	—	40	mA	Normal output*5	
	\sum Iolav2	—	40	mA	High-current output*5	
"H" level maximum output current	Он1	—	-15	mA	Normal output*3	
	Он2	—	-40	mA	High-current output*3	
"H" level average output current	OHAV1	—	-4	mA	Normal output*4	
	OHAV2	—	-30	mA	High-current output*4	
"H" level maximum total output current	∑Iон1	—	-125	mA	Normal output	
	∑Іон₂	—	-160	mA	High-current output	
"H" lovel average total output current	∑IOHAV1	—	-40	mA	Normal output*5	
"H" level average total output current	\sum IOHAV2		-40	mA	High-current output*5	
Power consumption	PD		245	mW		
Operating temperature	TA	-40	+105	°C		
Storage temperature	Tstg	-55	+150	°C		

*1 : AVcc and AVR should not exceed Vcc.

*2 : VI and Vo should not exceed Vcc + 0.3 V.


*3 : A peak value of an applicable one pin is specified as a maximum output current.

- *4 : An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)
- *5 : An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

(Continued)

(Continued)

- *6 : Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35*, P36*, P37, P40 to P44, P50 to P57 *: P35 and P36 are MB90387S and MB90F387S only.
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits:





WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

	, ei unig e					(Vss = AVss = 0.0V)	
Parameter	Symbol	Value				Domorko	
	Symbol	Min	Тур	Max	Unit	Remarks	
Power supply voltage		3.5	5.0	5.5	V	Under normal operation	
	Vcc	3.0	_	5.5	V	Retain status of stop operation	
	AVcc	4.0		5.5	V	*2	
Smoothing capacitor	Cs	0.1	—	1.0	μF	*1	
Operating temperature	TA	-40		+105	°C		

*1 : Use a ceramic capacitor, or a capacitor of similar frequency characteristics. On the Vcc pin, use a bypass capacitor that has a larger capacity than that of Cs. Refer to the following figure for connection of smoothing capacitor Cs.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

	1	H	(Vcc = 5.0 V	<u>±10%, Vss</u>		= 0.0 V, TA	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to} +105 ^{\circ}\text{C} t$						
Parame-	Sym	Pin name	Conditions		Value	i	Unit	Remarks					
ter	bol			Min	Тур	Max							
"H" level input voltage	Vins	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc + 0.3	V						
vollage	Vінм	MD input pin	—	V cc - 0.3	_	Vcc + 0.3	V						
"L" level input voltage	Vils	CMOS hysteresis input pin	_	Vss – 0.3	_	0.2 Vcc	V						
vollage	VILM	MD input pin	—	Vss - 0.3		Vss + 0.3	V						
"H" level	Voh1	Pins other than P14 to P17	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5	_	_	V						
output voltage	Voh2	P14 to P17	Vcc = 4.5 V, Іон = -14.0 mA	Vcc - 0.5	_	_	V						
"L" level	Vol1	Pins other than P14 to P17	Vcc = 4.5 V, IoL = 4.0 mA	—	_	0.4	V						
output voltage	Vol2	P14 to P17	$V_{CC} = 4.5 V,$ IoL = 20.0 mA	—	_	0.4	V						
Input leak current	lı.	All input pins	Vcc = 5.5 V, Vss < Vı < Vcc	-5	_	+5	μΑ						
			V _{cc} = 5.0 V, Internally operating at 16 MHz, normal operation.	_	25	30	mA						
	Icc		Vcc = 5.0 V, Internally operating at 16 MHz, writing on flash memory.	_	45	50	mA	MB90F387/S					
Power supply current*	supply Vcc		V _{cc} = 5.0 V, Internally operating at 16 MHz, deleting on flash memory.	_	45	50	mA	MB90F387/S					
			Vcc = 5.0 V, Internally operating at 16 MHz, sleeping.	_	8	12	mA						
			$V_{CC} = 5.0 V$, Internally operating at		0.75	1.0		MB90F387/S					
	Істѕ		2 MHz, transition from main clock mode, in time- base timer mode.	_	0.2	0.35	mA	MB90387/S					

(Continued)

(Continued)

(Continued)			(Vcc =	5.0 V±109	%, Vss = A'	Vss = 0.0	V, TA =	= −40 °C to +105 °C	
Parame-	Sym-	Pin name	Conditions	Conditions			Unit	Remarks	
ter	bol	1 III Hame	Conditions	Min	Тур	Max	onin	Romanio	
	lcc.		Vcc = 5.0 V, Internally operating at 8 kHz, subclock oper-	_	0.3	1.2	mA	MB90F387/S	
	ICCL		ation, $T_A = +25^{\circ}C$	—	40	100	μA	MB90387/S	
Power supply current*	Iccls	Vcc	$\label{eq:Vcc} \begin{array}{l} V_{cc} = 5.0 \text{ V},\\ \text{Internally operating at}\\ 8 \text{ kHz}, \text{ subclock},\\ \text{sleep mode},\\ T_{A} = +25^{\circ}\text{C} \end{array}$	_	10	30	μΑ		
	Ісст		$V_{CC} = 5.0 V$, Internally operating at 8 kHz, clock mode, $T_A = +25^{\circ}C$	_	8	25	μΑ		
	Іссн		Stopping, $T_A = +25^{\circ}C$	_	5	20	μA		
Input capacity	Cin	Other than AVcc, AVss, AVR, C, Vcc, Vss		_	5	15	pF		
Pull-up resistor	Rup	RST		25	50	100	kΩ		
Pull-down resistor	RDOWN	MD2		25	50	100	kΩ	FLASH product is not provided with pull-down resistor.	

* : Test conditions of power supply current are based on a device using external clock.

4. AC Characteristics


(1) Clock timing


	1	(***	- 0.0 V	,	5 – AV 55	5 – 0.0	$V, I_A = -40 ^{\circ}\text{C}$ to $+105 ^{\circ}\text{C}$
Parameter	Symbol	Pin name		Value		Unit	Remarks
i arameter	Symbol	i in name	Min	Тур	Max	Onit	Remarks
	fc	X0, X1	3	_	8	MHz	When crystal or ceramic resonator is used*2
Clock frequency			3	—	16	MHz	External clock *1, *2
	fc∟	X0A, X1A	_	32.768		kHz	
Clock cycle time	t HCYL	X0, X1	125	—	333	ns	
	t LCYL	X0A, X1A		30.5		μs	
Input clock pulse width	Pwh, Pwl	X0	10	_	_	ns	Set duty factor at 30% to 70% as a guideline.
	Pwlh,Pwll	X0A	_	15.2		μs	
Input clock rise time and fall time	tcr, tcf	X0	_	_	5	ns	When external clock is used
Internal operation clock	fср	—	1.5	—	16	MHz	When main clock is used
frequency	f LCP	—	_	8.192		kHz	When sub clock is used
Internal operation clock cycle	t CP		62.5	—	666	ns	When main clock is used
time	t LCP		_	122.1	_	μs	When sub clock is used

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$


*1 : Internal operation clock frequency should not exceed 16 MHz.

*2 : When selecting the PLL clock, the range of clock frequency is limitted. Use this product within range as mentioned in "Relation among external clock frequency and internal clock frequency".





Rating values of alternating current is defined by the measurement reference voltage values shown below:




(2) Reset input timing

Parameter	Symbol	Pin	Value	Unit	Remarks	
Farameter		name	Min	Max		
			16 tcp*3	ns	Normal operation	
Reset input time	t rstl	RST	Oscillation time of oscillator*1 + 100 μs + 16 tcp*3			In sub clock*2, sub sleep*2, watch*2 and stop mode
			100		μs	In timebase timer

*1 : Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.


*2 : Except for MB90F387S and MB90387S.

*3 : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



(3) Power-on reset

$(V_{cc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to} +10$											
Parameter	Symbol	Pin name	Conditions -	Value		Unit	Remarks				
	Symbol	Fininanie		Min	Max	Unit	itemarks				
Power supply rise time	tR	Vcc		0.05	30	ms					
Power supply shutdown time	toff	Vcc		1		ms	Repeated operation				




(4) UART timing

			(Vcc = 4.5 V to 5.5 V, Vss = 0.0 V, T_A = -40 °C to +105 °C						
Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks		
Falanietei	Symbol		Conditions	Min	Max	Onit	itema ka		
Serial clock cycle time	tscyc	SCK1		8 tcp *		ns			
$SCK \downarrow \to SOT \text{ delay time}$	tslov	SCK1, SOT1	Internal shift clock	-80	+80	ns			
Valid SIN $ ightarrow$ SCK \uparrow	tı∨sн	SCK1, SIN1	mode output pin is : CL = 80 pF+1TTL.	100		ns			
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	SCK1, SIN1		60		ns			
Serial clock "H" pulse width	t shsl	SCK1		4 tcp *		ns			
Serial clock "L" pulse width	t slsh	SCK1		4 tcp *	_	ns			
$SCK \downarrow \to SOT$ delay time	tslov	SCK1, SOT1	External shift clock mode output pin is :		150	ns			
Valid SIN $ ightarrow$ SCK \uparrow	tı∨sн	SCK1, SIN1	CL = 80 pF+1TTL.	60		ns			
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	SCK1, SIN1		60		ns			

* : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).

Notes: • AC rating in CLK synchronous mode.


• C_{L} is a load capacitance value on pins for testing.



(5) Timer input timing

	$(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$											
Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks					
	Symbol	Finnanie	Conditions	Min	Max	Unit						
Input pulso width	tтіwн	TIN0, TIN1		4 tce *		20						
Input pulse width	t⊤ıw∟	IN0 to IN3		4 I CP		ns						

* : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).




(6) Trigger input timing

 $(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$

Parameter	Symbol Pin name Conditions		Val	ue	Unit	Remarks	
i arameter	Symbol	i in name	Conditions	Min	Max	Onit	itema ka
Input pulse width	tтrgн ttrgl	INT4 to INT7, ADTG		5 tcp *		ns	

* : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



5. A/D converter


Demonster	O. make at	Pin	O a maliti a ma	Va	lue	11	Demerles
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
Resolution					10	bit	
Total error		_			± 3.0	LSB	
Nonlinear error					± 2.5	LSB	
Differential linear error	—		—	—	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = AVR/1024
Full-scale transition voltage	Vfst	AN0 to AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	- 1 LSB = AVR/1024
Compare time	66 tcp*1 — —			ns	With 16 MHz machine clock $5.5 \text{ V} \ge AV_{CC} \ge 4.5 \text{ V}$		
Compare time			88 tcp *1	_	_	ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Someling time			32 tcp *1	_		ns	With 16 MHz machine clock $5.5 \text{ V} \ge AV_{CC} \ge 4.5 \text{ V}$
Sampling time			128 tcp *1			ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Analog port input current	Iain	AN0 to AN7			10	μΑ	
Analog input voltage	VAIN	AN0 to AN7	AVss		AVR	V	
Reference voltage	_	AVR	AVss + 2.7		AVcc	V	
Power supply current	la	AVcc		3.5	7.5	mA	
	Іан	AVcc			5	μΑ	*2
Reference voltage	IR	AVR		165	250	μΑ	
supplying current	IRH	AVR	—		5	μΑ	*2
Variation among channels		AN0 to AN7			4	LSB	

*1 : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).

*2 : If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc=AVcc=AVR=5.0 V).


6. Definition of A/D Converter Terms

Resolution	: Analog variation that is recognized by an A/D converter.
Linear error	: Deviation between a line across zero-transition line ("00 0000 00 0 0" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 11 1 0" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics.
Differential linear error	: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error	: Difference between an actual value and an ideal value. A total error includes zero transition error, full-scale transition error, and linear error.



(Continued)

(Continued)




7. Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 k Ω or lower (4.5 V \leq AVcc \leq 5.5 V) (sampling period=2.00 μ s at 16-MHz machine clock), Approx. 11 k Ω or lower (4.0 V \leq AVcc < 4.5 V) (sampling period=8.0 μ s at 16-MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.



About errors

As [AVR-AVss] become smaller, values of relative errors grow larger.


8. Flash Memory Program/Erase Characteristics


Parameter	Conditions		Value		Unit	Remarks
Farameter	Conditions	Min	Тур	Max	Unit	iteliidi ks
Sector eraset time		_	1	15	S	Excludes 00H programming prior to erasure
Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C}\\ V_{\text{CC}}=5.0~\text{V} \end{array}$	_	4	_	S	Excludes 00H programming prior to erasure
Word (16 bit width) programming time			16	3,600	μs	Except for the over head time of the system
Program/Erase cycle		10,000	_		cycle	
Flash Data Retention Time	Average T _A = + 85 °C	20			Year	*

* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

■ EXAMPLE CHARACTERISTICS


• MB90F387







Iccl – Vcc


 $T_A = +25 \ ^{\circ}C$, In external clock operation f = Internal operating frequency




(Continued)










(Continued)





6

(Continued)

4

Vcc (V)






■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F387PMT MB90387PMT MB90F387SPMT MB90387SPMT	48-pin plastic LQFP (FPT-48P-M26)	

■ PACKAGE DIMENTION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0405 © FUJITSU LIMITED Printed in Japan