NHI-15191RT View Datasheet(PDF) - Unspecified
Part Name
Description
Manufacturer
NHI-15191RT Datasheet PDF : 54 Pages
| |||
4.2.0
INTERNAL REGISTERS
4.2.1
CONTROL
Address: 0
This register controls the general operation of the NHi- RT.
15
HWD
7
IRE
14
RSP1
6
MIO
13
RSP0
5
CMDO
12
TSTFST
4
SRQRST
11
NBCST
3
SSF_TF
R/ W
10
TXINH
2
NTAG
9
LOOPB
1
BINH
8
LOOPA
0
AINH
HWD
Bits: 15
1 = Enables high word detection.
This option allows extra words in a message to be detected,as required by some protocols.
0= Tterminal does not detect high word errors.
RSP1, RSP0
Bits: 14,13
These bits define the response timeout for RT- RT messages:
RSP1
0
0
1
1
RSP0
0
1
0
1
TIMEOUT(us)
14
18
26
42
TSTFST
Bits: 12
1= Enables testing of the FAIL SAFE time out.
When this feature is enabled, the RT will transmit continuously once it is enabled by a valid
message. The encoder will be inhibited after 768/ 672us. It will be enabled by a reset or the
reception of another valid message. If this bit is set to 0 during an RT transmission, before
the required number of words have been transmitted, the encoder will return to normal
operation and stop at the proper message length.. If it is set to 0 after the message length
has been exceeded, the current word will be completed and normal operation resumed.
This feature can be used in the LOOPBACK mode to automatically transmit data words.
The RT encoder will remain in the tester mode until the CPU sets this bit to 0.
The TSTFST Bit Must Always Be Set to Zero During Normal Operation!!!
NBCST
Bits: 11
1= Specifies that broadcast commands WILL be ignored by the RT.
TXINH
Bits: 10
1= Inhibits transmission by forcing TXA= TXAN= 0 and TXB= TXBN= 0.
LOOPA( B)
Bits: 9, 8
1= Defines that decoder A (B) inputs shall be connected internally to the encoder outputs rather
than the transceiver for test purposes.
IRE
Bits: 7
1= Globally enables the interrupt request output, *IRQ.
0= Disables all interrupt requests; however, interrupt vectors are still pushed onto the FIFO.
- 12 -
Share Link: 