W9812G6GH View Datasheet(PDF) - Winbond

Part Name

Description

Manufacturer

W9812G6GH

2M X 4 BANKS X 16 BITS SDRAM

Winbond 

W9812G6GH

11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)

CLK

CS

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

tRC

RAS

CAS

WE

BS0

BS1

tRCD

A10 RAa

tRAS

tRP

tRAS

tRAS

tRP

RBb

tRCD

tRCD

RAc

A0-A9, RAa

CAx

A11

DQM

RBb

CBy

RAc

CAz

CKE

DQ

Bank #0 Active

Bank #1

Bank #2

Idle

Bank #3

tCAC

tCAC

ax0 ax1 ax2 ax3 ax4 ax5 ax6 ax7 by0 by1

tRRD

Read

Active

tRRD

AP*

Read

Active

* AP is the internal precharge start timing

tCAC

by4 by5 by6

CZ0

Read

AP*

- 24 -

Publication Release Date:Aug. 13, 2007

Revision A06

Share Link: