AD9517-1 View Datasheet(PDF) - Analog Devices

Part Name

Description

Manufacturer

AD9517-1

12-Output Clock Generator with Integrated 2.5 GHz VCO

Analog Devices 

AD9517-1

TIMING DIAGRAMS

CLK

tCLK

tPECL

tLVDS

tCMOS

Figure 2. CLK/CLK to Clock Output Timing, DIV = 1

DIFFERENTIAL

80%

20%

LVPECL

tRP

tFP

Figure 3. LVPECL Timing, Differential

Data Sheet

DIFFERENTIAL

80%

20%

LVDS

tRL

tFL

Figure 4. LVDS Timing, Differential

SINGLE-ENDED

80%

20%

CMOS

10pF LOAD

tRC

tFC

Figure 5. CMOS Timing, Single-Ended, 10 pF Load

Rev. E | Page 16 of 80

Share Link: