AT45DB321C-RI View Datasheet(PDF) - Atmel Corporation
Part Name
Description
Manufacturer
AT45DB321C-RI Datasheet PDF : 37 Pages
| |||
3387B–DFLSH–9/04
AT45DB321C [Preliminary]
Sector 0 (0a, 0b):
0b
0b
0a
Bit 6, 7
(Page 8-255)
Bit 4, 5
(Page 256-511)
Bit 2, 3
–
Bit 0, 1
Data
Value
Sectors 0a, 0b
Unprotected
00
00
00
00
00H
Protect Sector 0a
11
00
00
00
C0H
Protect Sector 0b
00
11
(Page 8-255)
00
00
30H
Protect Sector 0b
00
00
(Page 256-511)
11
00
0CH
Protect Sectors 0a,
11
11
0b (Page 8-255), 0b
(Page 256-511)(1)
11
00
FCH
Protect Sectors 0a,
11
11
0b (Page 8-255)
00
00
F0H
Note: 1. Default value for devices shipped from Atmel.
2. When protecting or unprotecting sector 0b (pages 8-511), we recommend protecting
or unprotecting the entire sector 0b simultaneously.
ERASING THE SECTOR PROTECTION REGISTER: To erase the Sector Protection
Register, the CS pin must first be asserted. Once the CS pin has been asserted, the
4-byte erase command sequence must be clocked in via the SI (serial input) pin. After
the last bit of the command sequence has been clocked in, the CS pin must be deas-
serted to initiate the internally self-timed erase cycle (tPE). The Ready/Busy status will
indicate that the device is busy during the erase cycle. The erased state of each bit (of a
byte) in the Sector Protection Register indicates that the corresponding sector is flagged
for protection. The RESET pin is disabled during this erase cycle to prevent incomplete
erasure of the Sector Protection Register.
Command
Erase Sector Protection Register
Byte 1
3DH
Byte 2
2AH
Byte 3
7FH
Byte 4
CFH
PROGRAMMING THE SECTOR PROTECTION REGISTER: To program the Sector
Protection Register, the CS pin must first be asserted. Once the CS pin has been
asserted, the 4-byte command sequence must be clocked in via the SI (serial input) pin.
After the last bit of the command sequence has been clocked in, the data for the con-
tents of the Sector Protection Register must be clocked in. The first byte corresponds to
sector 0 (0a, 0b), the second byte corresponds to Sector 1 and the last byte (byte 16)
corresponds to Sector 15. After the last bit of data has been clocked in, the CS pin must
be deasserted to initiate the internally self-timed program cycle (tP). The Ready/Busy
status will indicate that the device is busy during the program cycle. The RESET pin is
disabled during this program cycle to prevent incomplete programming of the sector pro-
tection register.
Command
Program Sector Protection Register
Byte 1
3DH
Byte 2
2AH
Byte 3
7FH
Byte 4
FCH
READING THE SECTOR PROTECTION REGISTER: To read the Sector Protection
Register, the CS pin must first be asserted. Once the CS pin has been asserted, a
4-byte command sequence 32H, 00H, 00H, 00H and 32 don’t care clock cycles must be
clocked in via the SI (serial input) pin. The 32 don’t care clock cycles are required to ini-
9
Share Link: 