CY7C017A-15JC View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
CY7C017A-15JC Datasheet PDF : 20 Pages
| |||
CY7C006A/CY7C007A
CY7C016A/CY7C017A
Switching Waveforms (continued)
Busy Timing Diagram No. 1 (CE Arbitration)[40]
CELValid First:
ADDRESS L,R
ADDRESS MATCH
CEL
CER
BUSYR
CER Valid First:
ADDRESS L,R
tPS
tBLC
tBHC
ADDRESS MATCH
CER
CE L
BUSYL
tPS
tBLC
tBHC
Busy Timing Diagram No. 2 (Address Arbitration)[40]
Left Address Valid First:
ADDRESS L
ADDRESSR
BUSY R
tRC or tWC
ADDRESS MATCH
tPS
tBLA
ADDRESS MISMATCH
tBHA
Right Address Valid First:
ADDRESSR
ADDRESSL
BUSY L
tRC or tWC
ADDRESS MATCH
tPS
tBLA
ADDRESS MISMATCH
tBHA
Note:
40. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Document #: 38-06045 Rev. *C
Page 14 of 20
Share Link: 