CY7C1324H-133AXI View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
CY7C1324H-133AXI Datasheet PDF : 15 Pages
| |||
CY7C1324H
ZZ Mode Electrical Characteristics
Parameter
IDDZZ
tZZS
tZZREC
tZZI
tRZZI
Description
Sleep mode standby current
Device operation to ZZ
ZZ recovery time
ZZ Active to sleep current
ZZ Inactive to exit sleep current
Test Conditions
ZZ > VDD – 0.2V
ZZ > VDD – 0.2V
ZZ < 0.2V
This parameter is sampled
This parameter is sampled
Min.
2tCYC
0
Max.
40
2tCYC
2tCYC
Unit
mA
ns
ns
ns
ns
Truth Table[2, 3, 4, 5]
Cycle Description
Deselected Cycle,
Power-down
ADDRESS
Used CE1 CE2 CE3 ZZ ADSP ADSC ADV WE OE CLK
None
HX XL
X
L
X X X L-H
DQ
Tri-State
Deselected Cycle,
Power-down
None
L L XL
L
X
X X X L-H Tri-State
Deselected Cycle,
Power-down
None
L X HL
L
X
X X X L-H Tri-State
Deselected Cycle,
Power-down
None
L L XL
H
L
X X X L-H Tri-State
Deselected Cycle,
Power-down
None
X X XL
H
L
X X X L-H Tri-State
Sleep Mode, Power-down
None
X X XH X
X
X X X X Tri-State
Read Cycle, Begin Burst
External L H L L
L
X
X X L L-H
Q
Read Cycle, Begin Burst
External L H L L
L
X
X X H L-H Tri-State
Write Cycle, Begin Burst
External L H L L
H
L
X L X L-H
D
Read Cycle, Begin Burst
External L H L L H
L
X H L L-H
Q
Read Cycle, Begin Burst
External L H L L H
L
X H H L-H Tri-State
Read Cycle, Continue Burst
Next
X X XL H
H
L H L L-H
Q
Read Cycle, Continue Burst
Next
X X XL
H
H
L H H L-H Tri-State
Read Cycle, Continue Burst
Next
HX XL
X
H
L H L L-H
Q
Read Cycle, Continue Burst
Next
HX XL
X
H
L H H L-H Tri-State
Write Cycle, Continue Burst
Next
X X XL
H
H
L L X L-H
D
Write Cycle, Continue Burst
Next
HX XL
X
H
L L X L-H
D
Read Cycle, Suspend Burst
Current X X X L
H
H
H H L L-H
Q
Read Cycle, Suspend Burst
Current X X X L
H
H
H H H L-H Tri-State
Read Cycle, Suspend Burst
Current H X X L
X
H
H H L L-H
Q
Read Cycle, Suspend Burst
Current H X X L
X
H
H H H L-H Tri-State
Write Cycle, Suspend Burst
Current X X X L H
H
H L X L-H
D
Write Cycle, Suspend Burst
Current H X X L
X
H
H L X L-H
D
Notes:
2. X = “Don't Care.” H = Logic HIGH, L =Logic LOW.
3. WRITE = L when any one or more Byte Write Enable signals (BWA, BWB) and BWE = L or GW= L. WRITE = H when all Byte Write Enable signals (BWA, BWB),
BWE, GW = H.The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
4. The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW[A: B]. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. OE is a
don't care for the remainder of the Write cycle
5. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a read cycle all data bits are Tri-State when OE
is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW)
Document #: 001-00208 Rev. *B
Page 5 of 15
[+] Feedback
Share Link: 