Chapter 9. EPROM
Program / Verify Timing Diagrams In MHz Version.
1) EPROM Write & Verify Mode (1Byte)
26&
9''
.933
.
.a.
'a'
%ORFN
73
%ORFN
[ 73
%ORFN
%ORFN
%ORFN
9''+
79336
9,+3
79335
7.6
9''+
7.'
0+
702'(
7'/<
0/
7'/<
$+
7+/'
5HVHW
(SURP :ULWH 0 RGH VHWWLQJ
$GGU
$+ +LJK ELW $GGUHVV ,QSXW /DWFK '+ +LJK ELW 'DWD ,QSXW /DWFK 2+ +LJK ELW 'DWD 2XWSXW
$/ /RZ ELW $GGUHVV ,QSXW /DWFK '/ /RZ ELW 'DWD ,QSXW /DWFK 2/ /RZ ELW 'DWD 2XWSXW
0+ +LJK ELW 0RGH ,QSXW /DWFK 0/ /RZ ELW 0RGH ,QSXW /DWFK
#. Note :
1. Internal system is reset at VPP = 12.5V and K2=`Low`
2. OSC1 is made of a block of 8 x Tp clock.
3. From this time when the reset is released (K2=`High`) , OSC1 clock is counted by 1-bolck.
4. If not written during 10 times repeats (120us), repeat the 5 times until all is written.
5. For device verify. If you set Lock bit, output data is always `0F`h.
&RQWLQXH WR 1H[W 3DJH
9-8