ISL22317(2009) View Datasheet(PDF) - Intersil
Part Name
Description
Manufacturer
ISL22317 Datasheet PDF : 15 Pages
| |||
ISL22317
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
(Note 19) (Note 4) (Note 19)
tD
Power-up Delay
VRCegCisatbeor vreecVapllocro, mtopDleCtePd,InaintidalIV2CaluIneterface
1
in standby state
EEPROM SPECIFICATION
EEPROM Endurance
1,000,000
EEPROM Retention
Temperature T ≤ +55°C
50
Temperature T ≤ +125°C
15
tWC
Non-volatile Write Cycle Time
(Note 18)
12
20
SERIAL INTERFACE SPECS
VIL
A1, A0, SDA, and SCL Input Buffer
LOW Voltage
0.3*VCC
VIH
A1, A0, SDA, and SCL Input Buffer
HIGH Voltage
0.7*VCC
Hysteresis SDA and SCL Input Buffer Hysteresis
(Note 16)
0.05*VCC
VOL
SDA Output Buffer LOW Voltage,
(Note 16) Sinking 4mA
0
0.4
Cpin A1, A0, SDA, and SCL Pin
10
(Note 16) Capacitance
fSCL
SCL Frequency
400
tsp
Pulse Width Suppression Time at SDA Any pulse narrower than the max spec is
50
and SCL Inputs
suppressed
tAA
SCL Falling Edge to SDA Output Data SCL falling edge crossing 30% of VCC, until
900
Valid
SDA exits the 30% to 70% of VCC window
tBUF
Time the Bus must be Free Before the SDA crossing 70% of VCC during a STOP
Start of a New Transmission
condition, to SDA crossing 70% of VCC
during the following START condition
1300
tLOW
tHIGH
tSU:STA
Clock LOW Time
Clock HIGH Time
START Condition Setup Time
tHD:STA START Condition Hold Time
tSU:DAT Input Data Setup Time
tHD:DAT Input Data Hold Time
Measured at the 30% of VCC crossing
Measured at the 70% of VCC crossing
SCL rising edge to SDA falling edge; both
crossing 70% of VCC
From SDA falling edge crossing 30% of VCC
to SCL falling edge crossing 70% of VCC
From SDA exiting the 30% to 70% of VCC
window, to SCL rising edge crossing 30% of
VCC
From SCL rising edge crossing 70% of VCC
to SDA entering the 30% to 70% of VCC
window
1300
600
600
600
100
0
tSU:STO
tHD:STO
tDH
STOP Condition Setup Time
From SCL rising edge crossing 70% of VCC,
to SDA rising edge crossing 30% of VCC
STOP Condition Hold Time for Read, From SDA rising edge to SCL falling edge;
or Volatile Only Write
both crossing 70% of VCC
Output Data Hold Time
From SCL falling edge crossing 30% of VCC,
until SDA enters the 30% to 70% of VCC
window
600
1300
0
tR
SDA and SCL Rise Time
(Note 16)
From 30% to 70% of VCC
20 +
250
0.1*Cb
UNIT
ms
Cycles
Years
Years
ms
V
V
V
V
pF
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
FN6912.0
May 26, 2009
Share Link: 