DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LH28F004SU-Z9 View Datasheet(PDF) - Sharp Electronics

Part Name
Description
Manufacturer
LH28F004SU-Z9
Sharp
Sharp Electronics 
LH28F004SU-Z9 Datasheet PDF : 31 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LH28F004SU-Z9
4M (512K × 8) Flash Memory
LH28F008SA-Compatible Mode Command Bus Definitions
COMMAND
FIRST BUS CYCLE
OPER. ADDRESS DATA
Read Array
Write
X
FFH
Intelligent Identifier
Write
X
90H
Read Compatible Status Register Write
X
70H
Clear Status Register
Write
X
50H
Word Write
Write
X
40H
Alternate Word Write
Write
X
10H
Block Erase/Confirm
Write
X
20H
Erase Suspend/Resume
Write
X
B0H
ADDRESS
AA = Array Address
BA = Block Address
IA = Identifier Address
WA = Write Address
X = Don’t Care
DATA
AD = Array Data
CSRD = CSR Data
ID = Identifier Data
WD = Write Data
SECOND BUS CYCLE
OPER. ADDRESS DATA
Read
AA
AD
Read
IA
ID
Read
X
CSRD
Write
WA
WD
Write
WA
WD
Write
BA
D0H
Write
X
D0H
NOTE
1
2
3
4
4
NOTES:
1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
2. The CSR is automatically available after device enters Data Write, Erase or Suspend operations.
3. Clears CSR.3, CSR.4, and CSR.5. See Status register definitions.
4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is
set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS = 0, WSMS = 1), be sure
to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while
the device is not in Erase, be sure to issue Resume command (D0H) after the next erase complete.
LH28F004SU-Performance Enhancement Command Bus Definitions
COMMAND
FIRST BUS CYCLE SECOND BUS CYCLE
THIRD BUS CYCLE
MODE
OPER. ADD. DATA OPER. ADD. DATA OPER. ADD. DATA
NOTE
Protect Set/Confirm
Write X 57H Write 0FFH D0H
1, 2
Protect Reset/Confirm
Write X 47H Write 0FFH D0H
3
Lock Block/Confirm
Write X 77H Write BA D0H
1, 2, 4
Erase All Unlocked
Blocks
Write X A7H Write X
D0H
1, 2
Two-Byte Write
x8 Write X FBH Write A10 WD (L, H) Write WA WD (H, L) 1, 2, 5
ADDRESS
BA = Block Address
WA = Write Address
X = Don’t Care
DATA
AD = Array Data
WD (L, H) = Write Data (Low, High)
WD (H, L) = Write Data (High, Low)
NOTES:
1. After initial device power-up, or return from deep power-downmode, the block lock status bits default to the locked state independent of
the data in the corresponding lock bits. In order to upload the lock bit status, it requires to write Protect Set/Confirm command.
2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.
3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.
4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.
5. A10 is automatically complemented to load second byte of data. A10 value determines which WD is supplied first: A10 = 0 looks at the
WDL, A10 = 1 looks at the WDH.
6. Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A9 - A8 = 0, A7 - A0 = 1,
others are don’t care.
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]