LTC1410 View Datasheet(PDF) - Linear Technology
Part Name
Description
Manufacturer
LTC1410 Datasheet PDF : 16 Pages
| |||
LTC1410
WU
POWER REQUIRE E TS The q denotes specifications which apply over the full operating temperature range,
otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
PD
Power Dissipation
Nap Mode
Sleep Mode
SHDN = 0V, NAP/SLP = 5V
SHDN = 0V, NAP/SLP = 0V
160
230
mW
7.5
12
mW
0.01
1
mW
WU
TI I G CHARACTERISTICS The q denotes specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fSAMPLE(MAX)
tCONV
tACQ
tACQ+CONV
Maximum Sampling Frequency
Conversion Time
Acquisition Time
Throughput Time
(Acquisition + Conversion)
q 1.25
MHz
q
650
750
ns
q
50
100
ns
q
800
ns
t1
CS to RD Setup Time
(Notes 9, 10)
t2
CS↓ to CONVST↓ Setup Time
(Notes 9, 10)
t3
NAP/SLP↓ to SHDN↓ Setup Time (Notes 9, 10)
t4
SHDN↑ to CONVST↓ Wake-Up Time (Note 10)
t5
CONVST Low Time
(Notes 10, 11)
t6
CONVST to BUSY Delay
CL = 25pF
q
0
ns
q 10
ns
q 10
ns
200
ns
q 40
ns
10
ns
q
50
ns
t7
Data Ready Before BUSY↑
20
35
ns
q 15
ns
t8
Delay Between Conversions
(Note 10)
t9
Wait Time RD↓ After BUSY↑
(Note 10)
t10
Data Access Time After RD↓
CL = 25pF
CL = 100pF
q 40
ns
q –5
ns
15
25
ns
q
35
ns
20
35
ns
q
50
ns
t11
Bus Relinquish Time
Commercial
Industrial
8
20
ns
q
25
ns
q
30
ns
t12
RD Low Time
t13
CONVST High Time
t14
Aperture Delay of Sample-and-Hold
q
t 10
ns
q 40
ns
– 1.5
ns
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND, OGND
and AGND wired together unless otherwise noted.
Note 3: When these pin voltages are taken below VSS or above VDD, they
will be clamped by internal diodes. This product can handle input currents
greater than 100mA below VSS or above VDD without latchup.
Note 4: When these pin voltages are taken below VSS, they will be clamped
by internal diodes. This product can handle input currents greater than
100mA below VSS without latchup. These pins are not clamped to VDD.
Note 5: VDD = 5V, VSS = – 5V, fSAMPLE = 1.25MHz, tr = tf = 5ns unless
otherwise specified.
Note 6: Linearity, offset and full-scale specifications apply for a single-
ended +AIN input with – AIN grounded.
Note 7: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8: Bipolar offset is the offset voltage measured from – 0.5LSB when
the output code flickers between 0000 0000 0000 and 1111 1111 1111.
Note 9: Guaranteed by design, not subject to test.
Note 10: Recommended operating conditions.
Note 11: The falling CONVST edge starts a conversion. If CONVST returns
high at a critical point during the conversion it can create small errors. For
best results ensure that CONVST returns high either within 425ns after the
start of the conversion or after BUSY rises.
Note 12: Signal-to-noise ratio (SNR) is measured at 100kHz and distortion
is measured at 600kHz. These results are used to calculate signal-to-noise
plus distortion (SINAD).
4
Share Link: 