RM5231A™ Microprocessor with 32-Bit System Bus Data Sheet
Preliminary
List of Figures
Figure 1 Block Diagram .............................................................................................................10
Figure 2 CPU Registers .............................................................................................................11
Figure 3 Pipeline ........................................................................................................................12
Figure 4 CP0 Registers .............................................................................................................17
Figure 5 Kernel Mode Virtual Addressing (32-bit) .....................................................................18
Figure 6 Typical Embedded System Block Diagram ................................................................22
Figure 7 Processor Block Read .................................................................................................24
Figure 8 Processor Block Write .................................................................................................24
Figure 9 Clock Timing ................................................................................................................36
Figure 10 Input Timing ...............................................................................................................36
Figure 11 Output Timing ............................................................................................................36
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
7
Document ID: PMC-2002174, Issue 2