M5M44265CJ View Datasheet(PDF) - MITSUBISHI ELECTRIC
Part Name
Description
Manufacturer
M5M44265CJ Datasheet PDF : 31 Pages
| |||
MITSUBISHI LSIs
M5M44265CJ,TP-5,-6,-7,-5S,-6S,-7S
EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
FUNCTION
In addition to Hyper page mode, normal read, write and read-
modify-write operations the M5M44265CJ, TP provides a number
of
of other functions, e.g., RAS-only refresh and delayed-write. The
input conditions for each are shown in Table 1.
Table 1 Input conditions for each mode
Operation
RAS
Inputs
LCAS UCAS
Lower byte read
ACT ACT NAC
Upper byte read
ACT NAC ACT
Word read
ACT ACT ACT
Lower byte write
ACT ACT NAC
Upper byte write
Word write
ACT
ACT
NAC
ACT
ACT
ACT
RAS only refresh
ACT NAC NAC
Hidden refresh
ACT
CAS before RAS (Extended*) refresh ACT
ACT
ACT
ACT
ACT
Self refresh*
Stand-by
ACT
NAC
ACT
DNC
ACT
DNC
Note : ACT : active, NAC : nonactive, DNC : don' t care, OPN : open
W
NAC
NAC
NAC
ACT
ACT
ACT
DNC
NAC
DNC
DNC
DNC
OE
ACT
ACT
ACT
NAC
NAC
NAC
DNC
ACT
DNC
DNC
DNC
DQ1~DQ8
DOUT
OPN
DOUT
DIN
DNC
DIN
OPN
DOUT
OPN
OPN
OPN
Input/Output
DQ9~DQ16
OPN
DOUT
DOUT
DNC
DIN
DIN
OPN
DOUT
OPN
OPN
OPN
BLOCK DIAGRAM
ROW ADDRESS
STROBE INPUT RAS
LOWER BYTE CONTROL
COLUMN ADDRESS LCAS
STROBE INPUT
UPPER BYTE CONTROL UCAS
COLUMN ADDRESS
STROBE INPUT
WRITE CONTROL
INPUT
W
A0
A1
A2
A3
ADDRESS INPUTS A4
A5
A6
A7
A8
CLOCK GENERATOR
CIRCUIT
LOWER
UPPER
A0~A8
COLUMN DECODER
ROW
&
COLU-
MN
ADD-
RESS
BUFF-
ER
ROW
A0~ DECO
A8 DER
SENSE REFRESH
AMPLIFIER & I /O CONTROL
MEMORY CELL
(4194304 BITS)
(8)LOWER
DATA IN
BUFFER
(8)LOWER
DATA OUT
BUFFER
(8) UPPER
DATA IN
BUFFER
(8)UPPER
DATA OUT
BUFFER
2
VCC (5V)
VSS (0V)
DQ1
DQ2
DQ8
LOWER DATA
INPUTS / OUTPUTS
VCC (5V)
VSS (0V)
DQ9
DQ10
DQ16
UPPER DATA
INPUTS / OUTPUTS
VCC (5V)
VSS (0V)
OE
OUTPUT ENABLE
INPUT
Share Link: 