MGP3006X6 View Datasheet(PDF) - Infineon Technologies

Part Name

Description

Manufacturer

MGP3006X6

GHz PLL with I2C Bus and Four Chip Addresses

Infineon Technologies 

MGP 3006X6

Circuit Description (cont’d)

Bit Allocation

Address byte

MSB

A = Acknowledge

1

1

0

0

0 MA1 MA0 0

A

Prog. divider Byte 1

0 n14 n13 n12 n11 n10 n9 n8 A

Prog. divider Byte 2 n7 n6 n5 n4 n3 n2 n1 n0 A

Control info. Byte 1

1 5I T1 T0 X X 1 OS A

Control info. Byte 2

P7 X X P4 X P2 P1 P0 A

Divider Ratio

N = 16384 × n14 + 8192 × n13 + 4096 × n12 + 2048 × n11 + 1024 × n10 + 512 × n9 +

256 × n8 + 128 × n7 + 64 × n6 + 32 × n5 + 16 × n4 + 8 × n3 + 4 × n2 + 2 × n1 + n0

Band Selection

P0, P1, P2, P4, P7 = 1 Open-collector output is active.

Pump Current Programming

5I = 1

High current

UD Disable

OS = 1

UD is disabled.

Test Mode

T1, T0 = 0, 0

T1 = 1

T0 = 1

Normal operation

P3 = fREF; P4 = Cy

Tristate: charge pump output PD is in high-impedance state.

Semiconductor Group

4

Share Link: