SST65P542R View Datasheet(PDF) - Silicon Storage Technology
Part Name
Description
Manufacturer
SST65P542R Datasheet PDF : 41 Pages
| |||
Data Sheet
4.0 PARALLEL INPUT/OUTPUT PORTS
4.1 Port A
Port A consists of eight individual pins driven by one data
register and one direction register to control the usage of
these pins as either inputs or outputs. All Port A pins are set
to Input mode during any Reset. Software must set the
right direction register first before performing any Read or
Write operation. Any Read operation to the port that was
set as output will read back the data from an internal latch
register instead of the I/O pins. For details, please refer to
Section 3.1 Port A data register and Port A data direction
register.
Remote Controller MCU
SST65P542R
4.2 Port B
Port B pins are similar to Port A pins except that each of the
Port B pins has a programmable interrupt generation
option which can be enabled for any Port B pins. Port B
pins have optional programmable pull-ups. There is a
choice between pull-up strengths which could be selected
by PU0 or PU1. For details, please refer to Section 3.1, Port
B Interrupt Control Register and Port B Pull-up Control
Register.
VDD
WEAK0
PU0
WEAK1
PU1
PB7
...
From all other Port B Pins
FIGURE 4-1: PORT B INTERRUPT AND PULL-UP OPTIONS
4.3 Port C
Port C is a 4-bit bi-directional port (PC3-PC0). Every Port C
pin has high current driving capability. Reset clears the Port
C Data Register and the data direction register, thereby
returning the ports to inputs. For details, please refer to
Section 3.1 Port C data register and Port C data direction
register.
INPRB7
DDRB7
Interrupt
Logic
1170 F03.3
©2005 Silicon Storage Technology, Inc.
20
S71170-06-000
7/05
Share Link: 