

# AS1504, AS1505

## Octal 8-Bit Programmable Low-Power DACs with Shutdown and Mid-Scale Reset

### 1 General Description

The AS1504/AS1505 are low-power (5µA @ 5V) individually programmable 8-channel, 8-bit resolution digital-to-analog converters. All eight DACs share a common reference-voltage input making them ideal for applications where adjustments start at a nominal voltage.

Table 1. Standard Products

Model	Functionality
AS1504	Mid-Scale Reset Pin
AS1505	Separate VREFL Range Settings

The devices feature a low-power shutdown reference input current (5µA) that enables the devices to maintain individual DAC latch settings during shutdown until normal operation is resumed.

The devices are controlled via a standard 3-wire serial interface. Data is shifted into the DACs via the internal serial-to-parallel shift register.

The AS1504/AS1505 are available in a 16-pin SOIC-150 package.


### 2 Key Features

- 8 Individually-Controlled DACs
- Replaces 8 Potentiometers
- Standard 3-Wire Serial Interface
- Single-Supply Operation: +3 to +5V
- Mid-Scale Reset Pin (AS1504)
- Separate VREFL Range Setting (AS1505)
- Shutdown Mode: ≤25µW (IDD and IREF)
- Power-On Reset
- 16-pin SOIC-150 Package

### 3 Applications

The devices are ideal for video amplifier gain control, video equipment voltage-controlled frequencies and bandwidths, CRT display geometric corrections and automatic adjustments, or any other space-limited DAC application with low power-consumption requirements.

Figure 1. Block Diagram



## 4 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 3](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
VDD to GND	-0.3	+7	V	
VREFH and VREFH to GND	0	VDD	V	
OUTx to GND	0	VDD	V	
Digital Input Voltage to GND	0	VDD	V	
Package Power Dissipation				TJ Max - TAMB/θJA
Operating Temperature Range	-40	+85	°C	
Storage Temperature Range	-65	+150	°C	
Maximum Junction Temperature (TJ Max)		+150	°C	
Thermal Resistance (θJA)		60	°C/W	
Electro-Static Discharge		<1	kV	
Package Body Temperature		+260	°C	The reflow peak soldering temperature (body temperature) specified is in compliance with <i>IPC/JEDEC J-STD-020C "Moisture/ Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices"</i> .

## 5 Electrical Characteristics

$V_{DD} = +3.0V \pm 10\%$  or  $+5.0V \pm 10\%$ ,  $V_{REFH} = V_{DD}$ ,  $V_{REFL} = 0V$ ,  $-40^{\circ}C \leq T_{AMB} \leq +85^{\circ}C$  (unless otherwise specified).

Table 3. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
<b>Static Accuracy</b> (specifications apply to all DACs)						
N	Resolution		8			Bit
INL	Integral Non-Linearity Error		-0.75	$\pm 0.15$	+0.75	LSB
DNL	Differential Non-Linearity	Guaranteed Monotonic	-0.5	$\pm 0.1$	+0.5	LSB
GFSE	Full-Scale Error		-1	$\pm 0.2$	+1	LSB
VZSE	Zero-Code Error		-0.5	$\pm 0.1$	+0.5	LSB
ROUT	DAC Output Resistance		3	5	8	k $\Omega$
$\Delta R/ROUT$	Output Resistance Match			1		%
<b>Reference Input</b>						
VREFH	High Voltage Input Range <sup>2</sup>		0		V <sub>DD</sub>	V
VREFL	Low Voltage Input Range (AS1505 Only) <sup>3</sup>		0		V <sub>DD</sub>	V
RIN	Input Resistance <sup>4</sup>	Digital Inputs = 55h, VREFH $\approx$ V <sub>DD</sub>		625		$\Omega$
CREFH	High Reference Input Capacitance <sup>5</sup>	Digital Inputs = All 0s		60		pF
CREFL	Low Reference Input Capacitance <sup>5</sup>	Digital Inputs = All 1s		60		pF
<b>Digital Inputs</b>						
VIH	Logic High	V <sub>DD</sub> = +5V	2.4			V
		V <sub>DD</sub> = +3V	2.1			
VIL	Logic Low	V <sub>DD</sub> = +5V			0.8	V
		V <sub>DD</sub> = +3V			0.6	
IIL	Input Current	V <sub>IN</sub> = 0 or +5V			$\pm 1$	$\mu A$
CIL	Input Capacitance <sup>5</sup>			5		pF
<b>Power Supplies<sup>6</sup></b>						
VDDRANGE	Power Supply Range		2.7		5.5	V
IDD	Supply Current (CMOS)	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = 0V		0.01	5	$\mu A$
	Supply Current (TTL)	V <sub>IH</sub> = 2.4V or V <sub>IL</sub> = 0.8V, V <sub>DD</sub> = +5.5V		1	4	mA
IREFH	Shutdown Current	SHDNN = 0V		0.01	5	$\mu A$
PDISS	Power Dissipation	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = 0V, V <sub>DD</sub> = +5.5V			27.5	$\mu W$
PSRR	Power Supply Rejection Ratio	V <sub>DD</sub> = +5V $\pm 10\%$ , VREFH = +4.5V		0.001	0.002	%/%
		V <sub>DD</sub> = +3V $\pm 10\%$ , VREFH = +2.7V		0.01		
<b>Dynamic Performance<sup>5</sup></b>						
ts	Positive or Negative V <sub>OUT</sub> Settling Time	$\pm 0.5$ LSB Error Band		0.5		$\mu s$
CT	Crosstalk <sup>7</sup>			90		dB

Table 3. Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
<b>Switching Characteristics</b> <sup>5, 8</sup>						
tCH	Input Clock Pulse Width	High Clock Level	15			ns
tCL		Low Clock Level	15			ns
tDS	Data Setup Time		5			ns
tDH	Data Hold Time		5			ns
tCSS	CSN Setup Time		10			ns
tCSW	CSN High Pulse Width		10			ns
tRS	Reset Pulse Width		60			ns
tCSH	CLK-Rise to CSN-Rise Hold Time		15			ns
tCS1	CSN-Rise to Next Rising Clock Time		10			ns

1. Typ values are average readings at +25°C.
2. VREFH can be any value between VDD and GND.
3. VREFL can be any value between VDD and GND.
4. With all DACs set to code 0x55h. Typical input resistance per DAC is 5kOhm with code 0x55h.
5. Guaranteed by design; not subject to production test.
6. VIN = 0V or VDD (CMOS); DAC outputs unloaded. PDISS is calculated as IDD x VDD.
7. Measured at an OUTx pin where an adjacent OUTx pin is making a full-scale voltage change.
8. See [Figure 13 on page 9](#) for location of measured values. All input control voltages are specified with tR = tF = 2ns.

## 6 Typical Operating Characteristics

Figure 2. Differential Non-Linearity;  $V_{DD} = 2.7V$ ,  $V_{REFH} = 2.7V$ ,  $V_{REFL} = 0V$ ,  $T_{AMB} = -40, +25, \text{ and } +85^{\circ}C$




Figure 3. Integral Non-Linearity;  $V_{DD} = 2.7V$ ,  $V_{REFH} = 2.7V$ ,  $V_{REFL} = 0V$ ,  $T_{AMB} = -40, +25, \text{ and } +85^{\circ}C$




Figure 4. Reference Current vs. Code;  $V_{DD} = 2.7V$ ,  $V_{REFH} = 2.7V$ ,  $V_{REFL} = 0V$




Figure 5. Reference Current vs. Code;  $V_{DD} = 5.5V$ ,  $V_{REFH} = 5.5V$ ,  $V_{REFL} = 0V$  Reference C.




Figure 6. DNL vs. Channel;  $V_{DD} = 2.7V$ ,  $T = 25^{\circ}C$




Figure 7. Offset Error vs. Channel;  $V_{DD} = 2.7V$ ,  $T = 25^{\circ}C$ , all DACs (except selected) = 0x00h




Figure 8. Gain Error vs. Channel;  
 $V_{DD} = 2.7V$ ,  $T = 25^{\circ}C$ , all DACs (except selected) = 0x00h






Figure 9. Output Resistance vs. Channel;  
 $V_{DD} = 2.7V$ ,  $T = 25^{\circ}C$ , all DACs (except selected) = 0x00h



## 7 Pinout

### Pin Assignments

Figure 10. Pin Assignments (Top View)



### Pin Descriptions

Table 4. Pin Descriptions

Pin Number	Pin Name	Description
(see Figure 10)	CLK	<b>Serial Clock Input.</b> Positive-edge triggered.
	CSN	<b>Chip Select.</b> When this active-low pin goes high, the serial input register data is decoded based on the address bits and loaded into the target DAC register.
	GND	<b>Ground</b>
	OUT1	<b>DAC 1 Output.</b> DAC 1 address = 000 <sub>2</sub> .
	OUT2	<b>DAC 2 Output.</b> DAC 1 address = 001 <sub>2</sub> .
	OUT3	<b>DAC 3 Output.</b> DAC 1 address = 010 <sub>2</sub> .
	OUT4	<b>DAC 4 Output.</b> DAC 1 address = 011 <sub>2</sub> .
	OUT5	<b>DAC 5 Output.</b> DAC 1 address = 100 <sub>2</sub> .
	OUT6	<b>DAC 6 Output.</b> DAC 1 address = 101 <sub>2</sub> .
	OUT7	<b>DAC 7 Output.</b> DAC 1 address = 110 <sub>2</sub> .
	OUT8	<b>DAC 8 Output.</b> DAC 1 address = 111 <sub>2</sub> .
	RSN	<b>Reset (AS1504 Only).</b> Active-low asynchronous reset to mid-scale output setting. Loads all DAC latches with 80 <sub>h</sub> .
	SDI	<b>Serial Data Input</b>
	SHDNN	<b>Shutdown.</b> Active-low reference input open-circuit. All DAC outputs open-circuit. <b>Note:</b> DAC latch settings are maintained during shutdown.
	VDD	<b>Positive Supply Voltage.</b> +3 to +5V.
	VREFH	<b>Common High-Side DAC Reference Input</b>
VREFL	<b>Common Low-Side DAC Reference Input (AS1505 Only).</b>	





Table 5. AS1504/AS1505 Serial Data Word Format

Address Bits			Data Bits							
B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
MSB		LSB	MSB							LSB
$2^{10}$	$2^9$	$2^8$	$2^7$	$2^6$	$2^5$	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$

The AS1504 provides a mid-scale reset activated by pin RSN which simplifies settings on initial power up. The AS1505 has a high- and low-side reference (pins VREFH and VREFL) to determine independent positive full-scale and zero-scale settings to optimize resolution. -

Both devices feature a power-on reset which resets them to mid-scale.

Both models feature a low-power shutdown mode which places the device into low power-consumption mode resulting in only leakage currents being consumed from the power supply, VREFx inputs, and all 8 outputs. In shutdown mode the DACx latch settings are maintained. When returning to normal operation from shutdown mode, the DACx outputs return to their previous voltage settings.

Figure 13. Serial Data Input Timing Diagram; RSN = 1




Figure 14. Reset Timing Diagram





Figure 15. Equivalent DAC Circuit



## Programming The Output Voltage

The output voltage range is determined by the external reference connected to pins VREFH and VREFL (see Figure 15 on page 10 for a simplified diagram of the equivalent DAC circuit).

VREFL for the AS1504 is internally connected to GND and therefore cannot be offset. Pin VREFH can be tied to VDD and pin VREFL can be tied to GND establishing a basic rail-to-rail output voltage programming range. Other output ranges are established by the use of different external voltage references.

The programmed output voltage is determined as:

$$V_{OUT}(D_x) = (D_x)/256 \times (V_{REFH} - V_{REFL}) + V_{REFL} \quad (EQ 2)$$

### Where:

D<sub>x</sub> is the data contained in the 8-bit DAC<sub>x</sub> latch.

For example, when VREFH = +5V and VREFL = 0V the output voltages will be generated per the codes listed in Table 6.

Table 6. Output Voltages

Data Bits	V <sub>OUTx</sub>	Output State (VREFH = +5V, VREFL = 0V)
255	4.98V	Full-Scale
128	2.50V	Half-Scale (Mid-Scale Reset Value)
1	0.02V	1 LSB
0	0.00V	Zero-Scale

## Reference Inputs

The reference input pins (VREFH and VREFL) set the output voltage range of all eight DACs. For the AS1504, only pin VREFH is available to establish a programmable full-scale output voltage.

**Note:** The external reference voltage can be any value between 0 and VDD but must not exceed VDD.

The AS1505 uses pin VREFL to establish the zero-scale output voltage. Any voltage can be applied between 0 and VDD. VREFL can be smaller or larger than VREFH since the DAC design uses fully bi-directional switches as shown in Figure 15. The input resistance to the DAC has a code dependent variation that has a nominal worst case measured at 55<sub>h</sub>, which is approximately 2kΩ. When VREFH is greater than VREFL, the REFH reference must be able to sink current out of the DAC ladder, while the REFH reference is sourcing current into the DAC ladder. The DAC design minimizes reference glitch current, thus maintaining minimum interference between DAC channels during code changes.

## DAC Outputs

The 8 DAC outputs (OUT1:OUT8) present a constant output resistance of approximately  $5k\Omega$  independent of code settings. The distribution of  $R_{OUT}$  from DAC to DAC typically matches within  $\pm 1\%$ . Device-to-device matching is process-lot dependent with a  $\pm 20\%$  variation. The change in  $R_{OUT}$  with temperature has a  $500 \text{ ppm}/^\circ\text{C}$  temperature coefficient.

**Note:** During shutdown the  $OUT_x$  outputs are open-circuited.

## Serial Interface

The AS1504/AS1505 are controlled via a standard three-wire serial input. The three input pins are CLK, CSN and SDI.

The positive-edge sensitive CLK input requires a clean transition to avoid clocking spurious data into the serial input register (standard logic families are perfectly adequate). If mechanical switches are used for device evaluation, they should be de-bounced by a flip-flop or other suitable means.


Figure 11 on page 8 shows details of the internal digital circuitry. When CSN is pulled low, the clock can load data into the serial register on each positive clock edge (see Table 7).

Table 7. Function of Pins CSN and CLK

CSN	CLK	Register Activity
1	X	No effect.
0	Positive Edge	Shifts serial register one bit loading the next bit in from the SDI pin.
Positive Edge	X	Data is transferred from the serial register to the decoded DAC register (see Figure 16).

The data setup and data hold times in Table 3 on page 3 determine the valid data time requirements. The last 11 bits of the data word entered into the serial register are held when CSN goes high. When CSN goes high it gates the address decoder which enables one of the eight positive-edge triggered DAC registers (see Figure 16).


Figure 16. Equivalent Control Logic



The target DAC register is loaded with the last eight bits of the serial data word completing one DAC update. To change all eight output settings, eight separate 11-bit data words must be clocked in to the device.

**Note:** All digital inputs (CSN, SDI, RSN, SHDNN, and CLK) are protected with the series input resistor and parallel zener diode ESD protection circuit illustrated in Figure 17.

Figure 17. Equivalent ESD Protection Circuit



**Note:** Digital inputs can be driven by voltages exceeding  $V_{DD}$  thus providing logic level translation from 5V logic when the device is operated from a 3V supply.

## 9 Application Information

### Supply Bypassing

The AS1504/AS1505 require a well-filtered power source. In most applications, the AS1504/AS1505 should be powered directly from the system power supply (+3 to +5V). However, if the logic supply is a switch-mode design, it will probably generate noise in the 20kHz to 1MHz range. Additionally, fast logic gates can generate transients hundreds of millivolts in amplitude from wiring resistance and inductance.

The circuit shown in [Figure 18](#) isolates the analog section from any logic switching transients. Even if a separate power supply trace is not available, adequate supply bypassing will reduce supply-line induced errors. Local supply bypassing consisting of a 10 $\mu$ F tantalum electrolytic capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor is recommended (see [Figure 19](#)).

Figure 18. Power Supply Traces





Figure 19. Recommended Supply Bypassing




### Output Buffering

For most designs, the nominal 5k $\Omega$  output impedance of the AS1504/AS1505 is sufficient to drive succeeding circuitry. If a lower output impedance is required, an external amplifier can be added (see [Figure 20 on page 13](#)).

A single amplifier should be used as a simple buffer to reduce the output resistance of DAC1. An amplifier with low offset voltage, low supply current, and operation at less than 3V is recommended due to its rail-to-rail input and output operation. DAC2 and DAC3 are configured in a summing arrangement where DAC3 provides the coarse output voltage setting and DAC2 is used for fine adjustments.

The use of R1 in series with DAC2 (see [Figure 20 on page 13](#)) attenuates its contribution to the voltage sum node at the output of DAC3.

Figure 20. Output Buffering



## Increasing Output Voltage Swing

An external amplifier can be used to extend the output voltage swing beyond the power supply rails of the AS1504/AS1505. This design allows for a simple digital interface to the DAC, while expanding the output swing to take advantage of higher voltage external power supplies (e.g., DAC 1 of Figure 21 is configured to swing from -5 to +5V). The actual output voltage is given by:


$$V_{OUT} = (1 + (R_F/R_S))((D/256)5V) - 5V \quad (EQ 3)$$

### Where:

D is the DAC input value (i.e., 0 to 255).

This design can be combined with the circuit in Figure 20 if very accurate adjustments around 0V are required.

Figure 21. Increasing Output Voltage Swing



DAC 2 (non-inverting  $A_v = 2$  configuration) of Figure 21 increases the available output swing to +10V. The feedback resistors can be adjusted to provide scaling of the output voltage, within the limits of the external operational amplifier power supplies.

## Microprocessor Interfaces

The AS1504/AS1505 serial interface provides a simple connection to a wide range of microprocessors, most of which have built-in serial data capability that can be used for communicating with the device.


**Note:** In cases where a serial port is not available on the microprocessor, the AS1504/AS1505 can be addressed via software.

Eleven data bits are required to load data into the AS1504/AS1505 (3 bits for the DAC address and 8 bits for the DAC value). If more than eleven bits are transmitted before the microprocessor chip select input goes high, the most-significant bits are ignored. Because most microprocessors transmit data in 8-bit words, it will need to send 16 bits to the AS1504/AS1505; however, the AS1504/AS1505 only responds to the last 11 bits clocked into the SDI input, so the serial data interface is not affected.

### 8051 Microprocessor Interface

Figure 22 shows the AS1504/AS1505 interface to an 8051 microprocessor. This interface uses the 8051 internal serial port as a simple 8-bit shift register (Mode 0 operation). 8051 Port3.0 serves as the serial data output port and Port3.1 serves as the serial clock.

Figure 22. AS1504-to-8051 Microprocessor Interface




As data is written to the serial buffer register (SBUF, at Special Function Register location 99<sub>h</sub>), the data is automatically converted to serial format and clocked out via Port3.0 and Port3.1. Once 8 bits have been transmitted, the transmit interrupt flag (SCON.1) is set and the next 8 bits can be transmitted.

The AS1504/AS1505 requires that CSN goes low at the start of the serial data transfer. Additionally, pin CLK must be high when CSN goes high at the end of each data transfer. The 8051 serial clock meets these requirements, since Port3.1 begins and ends the serial data transfer in a high state.

## 10 Package Drawings and Markings

The AS1504/AS1505 is available in a 16-pin SOIC-150 package.

Figure 23. 16-pin SOIC-150 Package



**Notes:**

1. Lead coplanarity should be 0 to 0.10mm (.004") max.
2. Package surface finishing:
  - Top, matte (charmilles #18-30)
  - All sides, matte (charmilles +18-30)
  - Bottom, smooth or matte (charmilles +18-30)
3. All dimensions excluding mold flashes and end flash from the package body shall not exceed 0.25mm (.010") per side.
4. Details of pin #1 mark are optional but must be located within the area indicated.

Symbol	Min	Max
A	1.52	1.72
A1	0.10	0.25
A2	1.37	1.57
B	0.36	0.46
C	0.19	0.25
D	9.80	9.98
E	3.81	3.99
e	1.27BSC	
H	5.80	6.20
h	0.25	0.50
L	0.41	1.27
$\alpha$	0°	8°
ZD	0.51 REF	

## 11 Ordering Information

The devices are available as the standard products shown in [Table 8](#).

Table 8. Ordering Information

Model	Description	Delivery Form	Package
AS1504-T	Octal 8-Bit DAC, Mid-Scale Reset	Tape and Reel	16-pin SOIC-150 Narrow
AS1505-T	Octal 8-Bit DAC, Separate V <sub>REFL</sub> Range Settings	Tape and Reel	16-pin SOIC-150 Narrow



## Copyrights

Copyright © 1997-2006, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpemstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

## Contact Information

### Headquarters

austriamicrosystems AG  
A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0  
Fax: +43 (0) 3136 525 01

e-mail: [info@austriamicrosystems.com](mailto:info@austriamicrosystems.com)

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com>

*austriamicrosystems* – a leap ahead