

# 4 Mbit (512K x 8) Static RAM

### **Features**

- Wide Voltage Range: 2.7V to 3.6V
- Ultra Low Active Power
- Low Standby Power
- TTL-compatible Inputs and Outputs
- Automatic Power Down when deselected
- CMOS for optimum Speed and Power
- Package available in a 32-Pin TSOP II and a 32-Pin SOIC Package

### **Functional Description**

The CY62148VN is a high performance CMOS static RAM organized as 512K words by eight bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable


applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can be put into standby mode when deselected (CE HIGH).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through  $I/O_7)$  is then written into the location specified on the address pins  $(A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are <u>placed</u> in a high impedance state whe<u>n the</u> device is deselected (CE HIGH), the outputs are <u>dis</u>abled (OE HIGH), or during a write operation (CE LOW and WE LOW).


For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.





# **Pin Configuration**

Figure 1. 32-Pin TSOP II/SOIC (Top View)



# **Product Portfolio**

						Pow	er Dissipati	on
	V	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> , (mA)		Standby I <sub>SB2</sub> , (μA)	
Product	Min	Typ <sup>[1]</sup>	Max	(ns)	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY62148VNLL	2.7	3.0	3.6	70	7	15	2	20

Note
1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Ambient Temperature with Power Applied ...... 55°C to +125°C Supply Voltage to Ground Potential.....-0.5V to +4.6V

DC Input Voltage <sup>[2]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	2.7V to 3.6V

# **Electrical Characteristics**

Over the Operating Range

				CY	62148VN	-70	
Parameter	Description	Test Conditio	Min.	<b>Typ</b> . <sup>[1]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 3.6V		2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.7V		-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	<u>+</u> 1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1	+1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz CMOS Le		1	2	mA	
I <sub>SB1</sub>	Automatic CE Power down Current— CMOS Inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3 \text{V}, V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{V or } V_{\text{IN}} \le 0.3 \text{V},$ $f = f_{\text{MAX}}$			2	20	μА
I <sub>SB2</sub>	Automatic CE Power down Current— CMOS Inputs	$CE \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = 0$	V <sub>CC</sub> = 3.6V				

### Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 3.0V	8	pF

### Thermal Resistance


Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Description Test Conditions		SOIC	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, four-layer printed circuit board	TBD	TBD	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		TBD	TBD	°C/W

<sup>2.</sup>  $V_{IL(min.)}$  = -2.0V for pulse durations less than 20 ns.



Figure 2. AC Test Loads and Waveforms




Parameters	3.0V	Unit
R1	1105	Ω
R2	1550	Ω
R <sub>TH</sub>	645	Ω
V <sub>TH</sub>	1.75V	V

### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min.	Typ. <sup>[1]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.0V, $\overline{CE} \ge V_{CC} - 0.3$ V, $V_{IN} \ge V_{CC} - 0.3$ V or $V_{IN} \le 0.3$ V; No input may exceed $V_{CC} + 0.3$ V		0.2	5.5	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

Figure 3. Data Retention Waveform



- Tested initially and after any design or process changes that may affect these parameters.
   Full-device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 10 μs or stable at V<sub>CC(min.)</sub> ≥ 10 μs.



# **Switching Characteristics**

Over the Operating Range<sup>[5]</sup>

D	Donasilation.	70	ns	
Parameter	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW and to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power Up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power Down		70	ns
Write Cycle <sup>[8, 9</sup>				
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	60		ns
t <sub>AW</sub>	Address Setup to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>SD</sub>	Data Setup to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns

### Notes

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance.

 <sup>10[70</sup>H alid St pF load capacitatics.]
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
 1 t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of <u>AC</u> Test Loads. Transition is measured ±200 mV from steady-state voltage.
 The internal write time of the memory is defined by the overlap of <u>CE</u> LOW and <u>WE</u> LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and <u>hold</u> timing sho<u>uld</u> be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1: Address Transition Controlled [10, 11]




Figure 5. Read Cycle No. 2: OE Controlled [11, 12]





Figure 6. Write Cycle No 1: WE Controlled [8, 13, 14]



#### Notes

- 10. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

- 10. Include the continuously selected. OE, OE = VIL.
  11. WE is HIGH for read cycle.
  12. Address valid before or similar to CE transition LOW.
  13. Data I/O is high impedance if OE = VIL.
  14. If CE goes HIGH simultaneously with WE = VIH, the output remains in a high impedance state.



# Switching Waveforms (continued)

Figure 7. Write Cycle 2:  $\overline{\text{CE}}$  Controlled [8, 13, 14]





Figure 8. Write Cycle 3: WE controlled, OE LOW [14]





#### Note


<sup>15.</sup> During this period, the I/Os are in output state. Do not apply input signals.



# **Typical DC and AC Characteristics**







# **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62148VNLL-70ZSXI	51-85095	32-Pin TSOP II	Industrial
	CY62148VNLL-70SXI	51-85081	32-Pin (450-mil) Molded SOIC	



# **Package Diagrams**


Figure 9. 32-Pin (450-mil) Molded SOIC, 51-85081





# Package Diagrams (continued)

Figure 10. 32-Pin TSOP II, 51-85095





## **Document History Page**

	Document Title: CY62148VN MoBL <sup>®</sup> , 4 Mbit (512K x 8) Static RAM Document Number: 001-55636						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	2761558	VKN	09/09/2009	New data sheet			

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-55636 Rev. \*\*

Revised September 09, 2009

Page 11 of 11

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.