

# EZ-USB® FX3S SuperSpeed USB Controller

#### **Features**


- Universal serial bus (USB) integration
  - □ USB 3.0 and USB 2.0 peripherals compliant with USB 3.0 specification 1.0
  - □ 5-Gbps USB 3.0 PHY compliant with PIPE 3.0
  - □ High-speed On-The-Go (HS-OTG) host and peripheral compliant with OTG Supplement Version 2.0
  - □ Thirty-two physical endpoints
  - □ Support for battery charging Spec 1.1 and accessory charger adaptor (ACA) detection
- General Programmable Interface (GPIF™ II)
  - □ Programmable 100-MHz GPIF II enables connectivity to a wide range of external devices
  - □ 8- and 16-bit data bus
  - As many as 16 configurable control signals
- Mass storage support
  - □ SD 3.0 (SDXC) UHS-1
  - □ eMMC 4.41
  - ☐ Two ports that can support memory card sizes up to 2TB
- System I/O expansion with two secure digital I/O (SDIO) ports
- Native USB-attached storage (UAS), mass-storage class (MSC), human interface device (HID), full, and Turbo-MTP™ support
- Fully accessible 32-bit CPU
  - □ ARM926EJ core with 200-MHz operation
  - □ 512-KB or 256-KB embedded SRAM
- Additional connectivity to the following peripherals
  - □ I<sup>2</sup>C master controller at 1 MHz
  - □ I2S master (transmitter only) at sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz
  - □ UART support of up to 4 Mbps
  - □ SPI master at 33 MHz

- Selectable clock input frequencies
  - □ 19.2, 26, 38.4, and 52 MHz
- □ 19.2-MHz crystal input support
- Ultra low-power in core power-down mode
  - □ Less than 60 µA with VBATT on
  - □ 20 µA with VBATT off
- Independent power domains for core and I/O
  - □ Core operation at 1.2 V
  - □ I2S, UART, and SPI operation at 1.8 to 3.3 V
  - □ I<sup>2</sup>C operation at 1.2 V
- 10- × 10-mm, 0.8-mm pitch Pb-free ball grid array (BGA) package
- EZ-USB<sup>®</sup> software and development kit (DVK) for easy code development

# **Applications**

- Digital video camcorders
- Digital still cameras
- Printers
- Scanners
- Video capture cards
- Test and measurement equipment
- Surveillance cameras
- Personal navigation devices
- Medical imaging devices
- Video IP phones
- Portable media players
- Industrial cameras

# Logic Block Diagram





# Contents

Functional Overview	3
Application Examples	3
USB Interface	
OTG	
ReNumeration	
EZ-Dtect	5
VBUS Overvoltage Protection	5
Carkit UART Mode	5
Host Processor Interface (P-Port)	6
GPIF II	
Slave FIFO interface	6
Asynchronous SRAM	6
Asynchronous Address/Data Multiplexed	
Synchronous ADMux Interface	
Processor MMC (PMMC) Slave Interface	7
CPU	8
Storage Port (S-Port)	8
SD/MMC Clock Stop	
SD CLK Output Clock Stop	
Card Insertion and Removal Detection	
Write Protection (WP)	9
SDIO Interrupt	9
SDIO Read-Wait Feature	9
JTAG Interface	9
Other Interfaces	9
UART Interface	
I2C Interface	
I2S Interface	
SPI Interface	9
Boot Options	
Reset	
Hard Reset	
Soft Reset	
Clocking	
32-kHz Watchdog Timer Clock Input	
Power	
Power Modes	
I OMELINIORES	12

Configuration Options15
Digital I/Os15
GPIOs15
System-level ESD15
Pin Description16
Absolute Maximum Ratings20
Operating Conditions20
AC Timing Parameters22
GPIF II Timing22
Asynchronous SRAM Timing25
ADMux Timing for Asynchronous Access28
Synchronous ADMux Timing30
Slave FIFO Interface33
Synchronous Slave FIFO
Write Sequence Description34
Asynchronous Slave FIFO
Read Sequence Description35
Asynchronous Slave FIFO
Write Sequence Description36
Storage Port Timing38
Serial Peripherals Timing41
Reset Sequence45
Package Diagram47
Ordering Information48
Ordering Code Definitions48
Acronyms49
Document Conventions49
Units of Measure49
Document History Page50
Sales, Solutions, and Legal Information50
Worldwide Sales and Design Support50
Products50
PSoC Solutions50



### **Functional Overview**

Cypress's EZ-USB FX3S is the next-generation USB 3.0 peripheral controller, providing integrated and flexible features. FX3S has a fully configurable, parallel, general programmable interface called GPIF II, which can connect to any processor, ASIC, or FPGA. GPIF II is an enhanced version of the GPIF in FX2LP, Cypress's flagship USB 2.0 product. It provides easy and glueless connectivity to popular interfaces, such as asynchronous SRAM, asynchronous and synchronous address data multiplexed interfaces, and parallel ATA. FX3S has integrated the USB 3.0 and USB 2.0 physical layers (PHYs) along with a 32-bit ARM926EJ-S microprocessor for powerful data processing and for building custom applications. It implements an architecture that enables 185-MBps data transfer from GPIF II to the USB interface.

FX3S features an integrated storage controller and can support up to two independent mass storage devices on its storage ports. It can support SD 3.0 and eMMC 4.41 memory cards. It can also support SDIO on these ports.

An integrated USB 2.0 OTG controller enables applications in which FX3S may serve dual roles; for example, EZ-USB FX3S may function as an OTG Host to MSC as well as HID-class devices. FX3S contains 512 KB or 256 KB of on-chip SRAM for code and data. EZ-USB FX3S also provides interfaces to connect to serial peripherals such as UART, SPI, I<sup>2</sup>C, and I2S. FX3S comes with application development tools. The software development kit comes with application examples for accelerating time to market.

FX3S complies with the USB 3.0 v1.0 specification and is also backward compatible with USB 2.0. It also complies with the Battery Charging Specification v1.1 and USB 2.0 OTG Specification v2.0.

# **Application Examples**

In a typical application (see Figure 1), FX3S functions as a coprocessor and connects to an external processor, which manages system-level functions. Figure 2 shows a typical application diagram when FX3S functions as the main processor.




Figure 1. EZ-USB FX3S as a Coprocessor

#### Note

Document Number: 001-84160 Rev. \*B

<sup>1.</sup> Assuming that GPIF II is configured for a 16-bit data bus (available with certain part numbers; see Ordering Information on page 48), synchronous interface operating at 100 MHz. This number also includes protocol overheads.







Figure 2. EZ-USB FX3S as Main Processor

### **USB** Interface

FX3S complies with the following specifications and supports the following features:

- Supports USB peripheral functionality compliant with the USB 3.0 Specification Revision 1.0 and is also backward compatible with the USB 2.0 Specification.
- Complies with OTG Supplement Revision 2.0. It supports High-Speed, Full-Speed, and Low-Speed OTG dual-role device capability. As a peripheral, FX3S is capable of SuperSpeed, High-Speed, and Full-Speed. As a host, it is capable of High-Speed, Full-Speed, and Low-Speed.
- Supports Carkit Pass-Through UART functionality on USB D+/D- lines based on the CEA-936A specification.
- Supports up to 16 IN and 16 OUT endpoints.
- Supports the USB 3.0 Streams feature. It also supports USB Attached SCSI (UAS) device-class to optimize mass-storage access performance.
- As a USB peripheral, FX3S supports UAS, USB Video Class (UVC), Mass Storage Class (MSC), and Media Transfer Protocol (MTP) USB peripheral classes. As a USB peripheral, all other device classes are supported only in the pass-through mode when handled entirely by a host processor external to the device.
- As an OTG host, FX3S supports MSC and HID device classes. **Note** When the USB port is not in use, disable the PHY and transceiver to save power.

Figure 3. USB Interface Signals



#### **OTG**

FX3S is compliant with the OTG Specification Revision 2.0. In the OTG mode, FX3S supports both A and B device modes and supports Control, Interrupt, Bulk, and Isochronous data transfers.

FX3S requires an external charge pump (either standalone or integrated into a PMIC) to power VBUS in the OTG A-device mode.

The Target Peripheral List for OTG host implementation consists of MSC- and HID-class devices.

FX3S does not support Attach Detection Protocol (ADP).



### **OTG Connectivity**

In OTG mode, FX3S can be configured to be an A, B, or dual-role device. It can connect to the following:

- ACA device
- Targeted USB peripheral
- SRP-capable USB peripheral
- HNP-capable USB peripheral
- OTG host
- HNP-capable host
- OTG device

#### ReNumeration

Because of FX3S's soft configuration, one chip can take on the identities of multiple distinct USB devices.

When first plugged into USB, FX3S enumerates automatically with the Cypress Vendor ID (0x04B4) and downloads firmware and USB descriptors over the USB interface. The downloaded firmware executes an electrical disconnect and connect. FX3S enumerates again, this time as a device defined by the downloaded information. This patented two-step process, called ReNumeration, happens instantly when the device is plugged in.

#### **EZ-Dtect**

FX3S supports USB Charger and accessory detection (EZ-Dtect). The charger detection mechanism complies with the Battery Charging Specification Revision 1.1. In addition to supporting this version of the specification, FX3S also provides hardware support to detect the resistance values on the ID pin.

FX3S can detect the following resistance ranges:


- $\blacksquare$  Less than 10  $\Omega$
- Less than 1 kO
- $\blacksquare$  65 k $\Omega$  to 72 k $\Omega$
- 35 kΩ to 39 kΩ
- 99.96 k $\Omega$  to 104.4 k $\Omega$  (102 k $\Omega \pm 2\%$ )
- 119 k $\Omega$  to 132 k $\Omega$
- Higher than 220 kΩ
- 431.2 k $\Omega$  to 448.8 k $\Omega$  (440 k $\Omega \pm$  2%)

FX3S's charger detects a dedicated wall charger, Host/Hub charger, and Host/Hub.

#### **VBUS Overvoltage Protection**

The maximum input voltage on FX3S's VBUS pin is 6 V. A charger can supply up to 9 V on VBUS. In this case, an external overvoltage protection (OVP) device is required to protect FX3S from damage on VBUS. Figure 4 shows the system application diagram with an OVP device connected on VBUS. Refer to Table 7 for the operating range of VBUS and VBATT.

Figure 4. System Diagram with OVP Device For VBUS



#### **Carkit UART Mode**

The USB interface supports the Carkit UART mode (UART over D+/D-) for non-USB serial data transfer. This mode is based on the CEA-936A specification.

In the Carkit UART mode, the output signaling voltage is 3.3 V. When configured for the Carkit UART mode, TXD of UART (output) is mapped to the D– line, and RXD of UART (input) is mapped to the D+ line.

In the Carkit UART mode, FX3S disables the USB transceiver and D+ and D- pins serve as pass-through pins to connect to the UART of the host processor. The Carkit UART signals may be routed to the GPIF II interface or to GPIO[48] and GPIO[49], as shown in Figure 5 on page 6.

In this mode, FX3S supports a rate of up to 9600 bps.



Carkit UART Pass-through **UART TXD** RXD(DP) TXD Carkit UART Pass-through UART RXD -Port RXD Interface on GPIF II DP **USB PHY** DM GPIQ[48] TXD(DM) (UART\_TX) Carkit UART Pass-through GPI0[49] Interface on GPIOs (UART RX)

Figure 5. Carkit UART Pass-through Block Diagram

# **Host Processor Interface (P-Port)**

A configurable interface enables FX3S to communicate with various devices such as Sensor, FPGA, Host Processor, or a Bridge chip. FX3S supports the following P-Port interfaces.

- GPIF II (16-bit)
- Slave FIFO Interface
- 16-bit Asynchronous SRAM Interface
- 16-bit Asynchronous address/data multiplexed (ADMux) Interface
- 16-bit Synchronous address/data multiplexed (ADMux) Interface
- Processor MMC slave Interface compatible with MMC System specification, MMCA Technical Committee, Version 4.2 with eMMC 4.3 and 4.4 Pass-Through boot

The following sections describe these P-Port interfaces.

#### **GPIF II**

The high-performance GPIF II interface enables functionality similar to, but more advanced than, FX2LP's GPIF and Slave FIFO interfaces.

The GPIF II is a programmable state machine that enables a flexible interface that may function either as a master or slave in industry-standard or proprietary interfaces. Both parallel and serial interfaces may be implemented with GPIF II.

Here are a list of GPIF II features:

- Functions as master or slave
- Provides 256 firmware programmable states
- Supports 8-bit and 16-bit parallel data bus
- Enables interface frequencies up to 100 MHz
- Supports 16 configurable control pins when a 16/8 data bus is used. All control pins can be either input/output or bi-directional.

GPIF II state transitions are based on control input signals. The control output signals are driven as a result of the GPIF II state transitions. The INT# output signal can be controlled by GPIF II. Refer to the GPIFII Designer tool. The GPIF II state machine's behavior is defined by a GPIF II descriptor. The GPIF II descriptor is designed such that the required interface specifica-

tions are met. 8 kB of memory (separate from the 512 kB of embedded SRAM) is dedicated to the GPIF II waveform where the GPIF II descriptor is stored in a specific format.

Cypress's GPIF II Designer Tool enables fast development of GPIF II descriptors and includes examples for common interfaces.


Example implementations of GPIF II are the asynchronous slave FIFO and synchronous slave FIFO interfaces.

#### Slave FIFO interface

The Slave FIFO interface signals are shown in Figure 6. This interface allows an external processor to directly access up to four buffers internal to FX3S. Further details of the Slave FIFO interface are described on page 33.

**Note** Access to all 32 buffers is also supported over the slave FIFO interface. For details, contact Cypress Applications Support.

Figure 6. Slave FIFO Interface



Note: Multiple Flags may be configured

#### **Asynchronous SRAM**

This interface consists of standard asynchronous SRAM interface signals as shown in Figure 7 on page 7. This interface is used to access both the configuration registers and buffer memory of FX3S. Both single-cycle and burst accesses are supported by asynchronous interface signals.

The most significant address bit, A[7], determines whether the configuration registers or buffer memory are accessed. When the configuration registers are selected by asserting the address bit A[7], the address bus bits A[6:0] point to a configuration register. When A[7] is deasserted, the buffer memory is




accessed as indicated by the P-Port DMA transfer register and the transfer size is determined by the P-Port DMA transfer size register.

Application processors with a DMA controller that use address auto-increment during DMA transfers, can override this by connecting any higher-order address line (such as A[15]/A[23]/A[31]) of the application processor to FX3S's A[7].

In the asynchronous SRAM mode, when reading from a buffer memory, FX3S supports two methods of reading out next data from the buffer. The next data may be read out on the rising edge of OE# or by toggling the least significant address bit A[0].

In this mode, the P-Port interface works with a 32.5-ns minimum access cycle providing an interface data rate of up to 61.5 MB per second.


Figure 7. Asynchronous SRAM Interface



#### Asynchronous Address/Data Multiplexed

The physical ADMux memory interface consists of signals shown in Figure 8. This interface supports processors that implement a multiplexed address/data bus.

Figure 8. ADMux Memory Interface



FX3S's ADMux interface supports a 16-bit time-multiplexed address/data SRAM bus.

For read operations, assert both CE# and OE#.

For write operations, assert both CE# and WE#. OE# is "Don't Care" during a write operation (during both address and data phase of the write cycle). The input data is latched on the rising edge of WE# or CE#, whichever occurs first. Latch the addresses prior to the write operation by toggling Address Valid (ADV#). Assert Address Valid (ADV#) during the address phase of the write operation, as shown in Figure 19 on page 28.


ADV# must be LOW during the address phase of a read/write operation. ADV# must be HIGH during the data phase of a read/write operation, as shown in Figure 18 and Figure 19 on page 28.

#### Synchronous ADMux Interface

FX3S's P-Port supports a synchronous address/data multiplexed interface. This operates at an interface frequency of up to 100 MHz and supports a 16-bit data bus.

The RDY output signal from the FX3S device indicates a data valid for read transfers and is acknowledged for write transfers.

Figure 9. Synchronous ADMux Interface



See the Synchronous ADMux Interface timing diagrams for details


# Processor MMC (PMMC) Slave Interface

FX3S supports an MMC slave interface on the P-Port. This interface is named "PMMC" to distinguish it from the S-Port MMC interface.

Figure 10 illustrates the signals used to connect to the host processor.

The PMMC interface's GO\_IRQ\_STATE command allows FX3S to communicate asynchronous events without requiring the INT# signal. The use of the INT# signal is optional.

Figure 10. PMMC Interface Configuration





The MMC slave interface features are as follows:

- Interface operations are compatible with the MMC-System Specification, MMCA Technical Committee, Version 4.2.
- Supports booting from an eMMC device connected to the S-Port. This feature is supported for eMMC devices operating up to 52-MHz SDR.
- Supports PMMC interface voltage ranges of 1.7 V to 1.95 V and 2.7 V to 3.6 V.
- Supports open drain (both drive and receive open drain signals) on CMD pin to allow GO\_IRQ\_STATE (CMD40) for PMMC.
- Interface clock-frequency range: 0 to 52 MHz.
- Supports 1-bit, 4-bit, or 8-bit mode of operation. This configuration is determined by the MMC initialization procedure.
- FX3S responds to standard initialization phase commands as specified for the MMC 4.2 slave device.
- PMMC mode MMC 4.2 command classes: Class 0 (Basic), Class 2 (Block read), and Class 4 (Block write), Class 9 (I/O).

FX3S supports the following PMMC commands:

- Class 0: Basic
  - CMD0, CMD1, CMD2, CMD3, CMD4, CMD6, CMD7, CMD8, CMD9, CMD10, CMD12, CMD13, CMD15, CMD19, CMD5 (wakeup support)
- Class 2: Block Read
  - CMD16, CMD17, CMD18, CMD23
- Class 4: Block Write
  - CMD16, CMD23, CMD24, CMD25
- Class 9: I-O

CMD39, CMD40

#### CPU

FX3S has an on-chip 32-bit, 200-MHz ARM926EJ-S core CPU. The core has direct access to 16 kB of Instruction Tightly Coupled Memory (TCM) and 8 kB of Data TCM. The ARM926EJ-S core provides a JTAG interface for firmware debugging.

FX3S offers the following advantages:

- Integrates 512 KB of embedded SRAM for code and data and 8 KB of Instruction cache and Data cache.
- Implements efficient and flexible DMA connectivity between the various peripherals (such as, USB, GPIF II, I<sup>2</sup>S, SPI, UART), requiring firmware only to configure data accesses between peripherals, which are then managed by the DMA fabric.
- Allows easy application development on industry-standard development tools for ARM926EJ-S.

Examples of the FX3S firmware are available with the Cypress EZ-USB FX3S Development Kit. Software APIs that can be ported to an external processor are available with the Cypress EZ-USB FX3S Software Development Kit.

# **Storage Port (S-Port)**

FX3S has two independent storage ports (S0-Port and S1-Port). Both storage ports support the following specifications:

- MMC-system specification, MMCA Technical Committee, Version 4.41
- SD specification, Version 3.0
- SDIO host controller compliant with SDIO Specification Version 2.00 (Jan.30, 2007)

Both storage ports support the following features:

#### SD/MMC Clock Stop

FX3S supports the stop clock feature, which can save power if the internal buffer is full when receiving data from the SD/MMC/SDIO.

# SD\_CLK Output Clock Stop

During the data transfer, the SD\_CLK clock can be enabled (on) or disabled (stopped) at any time by the internal flow control mechanism.

SD\_CLK output frequency is dynamically configurable using a clock divisor from a system clock. The clock choice for the divisor is user-configurable through a register. For example, the following frequencies may be configured:

- 400 kHz For the SD/MMC card initialization
- 20 MHz For a card with 0- to 20-MHz frequency
- 24 MHz For a card with 0- to 26-MHz frequency
- 48 MHz For a card with 0- to 52-MHz frequency (48-MHz frequency on SD\_CLK is supported when the clock input to FX3S is 19.2 MHz or 38.4 MHz)
- 52 MHz For a card with 0- to 52-MHz frequency (52-MHz frequency on SD\_CLK is supported when the clock input to FX3S is 26 MHz or 52 MHz)
- 100 MHz For a card with 0- to 100-MHz frequency

If the DDR mode is selected, data is clocked on both the rising and falling edge of the SD clock. DDR clocks run up to 52 MHz.

#### **Card Insertion and Removal Detection**

FX3S supports the two-card insertion and removal detection mechanisms.

- Use of SD\_D[3] data: During system design, this signal must have an external 470-kΩ pull-down resistor connected to SD\_D[3]. SD cards have an internal 10-kΩ pull-up resistor. When the card is inserted or removed from the SD/MMC connector, the voltage level at the SD\_D[3] pin changes and triggers an interrupt to the CPU. The older generations of MMC cards do not support this card detection mechanism.
- Use of the S0/S1\_INS pin: Some SD/MMC connectors facilitate a micro switch for card insertion/removal detection. This micro switch can be connected to S0/S1\_INS. When the card is inserted or removed from the SD/MMC connector, it turns the micro switch on and off. This changes the voltage level at the pin that triggers the interrupt to the CPU. The card-detect micro switch polarity is assumed to be the same as the write-protect



micro switch polarity. A low indicates that the card is inserted. This S0/S1\_INS pin is shared between the two S-Ports. Register configuration determines which port gets to use this pin. This pin is mapped to the S1VDDQ power domain; if S0VDDQ and S1VDDQ are at different voltage levels, this pin cannot be used as S1\_INS.

#### Write Protection (WP)

The S0\_WP/S1\_WP (SD Write Protection) on S-Port is used to connect to the WP micro switch of SD/MMC card connector. This pin internally connects to a CPU-accessible GPIO for firmware to detect the SD card write protection.

#### **SDIO Interrupt**

The SDIO interrupt functionality is supported as specified in the SDIO specification Version 2.00 (January 30, 2007).

#### **SDIO Read-Wait Feature**

FX3S supports the optional read-wait and suspend-resume features as defined in the SDIO specification Version 2.00 (January 30, 2007).

#### JTAG Interface

FX3S's JTAG interface has a standard five-pin interface to connect to a JTAG debugger in order to debug firmware through the CPU-core's on-chip-debug circuitry.

Industry-standard debugging tools for the ARM926EJ-S core can be used for the FX3S application development.

#### Other Interfaces

FX3S supports the following serial peripherals:

- **■** UART
- I<sup>2</sup>C
- I<sup>2</sup>S
- SP

The SPI, UART, and I<sup>2</sup>S interfaces are multiplexed on the serial peripheral port.

#### **UART Interface**

The UART interface of FX3S supports full-duplex communication. It includes the signals noted in Table 1.

**Table 1. UART Interface Signals** 

Signal	Description
TX	Output signal
RX	Input signal
CTS	Flow control
RTS	Flow control

The UART is capable of generating a range of baud rates, from 300 bps to 4608 Kbps, selectable by the firmware. If flow control is enabled, then FX3S's UART only transmits data when the CTS input is asserted. In addition to this, FX3S's UART asserts the RTS output signal, when it is ready to receive data.

# I<sup>2</sup>C Interface

FX3S's I<sup>2</sup>C interface is compatible with the I<sup>2</sup>C Bus Specification Revision 3. This I<sup>2</sup>C interface is capable of operating only as I<sup>2</sup>C master; therefore, it may be used to communicate with other I<sup>2</sup>C slave devices. For example, FX3S may boot from an EEPROM connected to the I<sup>2</sup>C interface, as a selectable boot option.

FX3S's I<sup>2</sup>C Master Controller also supports multi-master mode functionality.

The power supply for the I<sup>2</sup>C interface is VIO5, which is a separate power domain from the other serial peripherals. This gives the I<sup>2</sup>C interface the flexibility to operate at a different voltage than the other serial interfaces.

The I<sup>2</sup>C controller supports bus frequencies of 100 kHz, 400 kHz, and 1 MHz. When VIO5 is 1.2 V, the maximum operating frequency supported is 100 kHz. When VIO5 is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The I<sup>2</sup>C controller supports the clock-stretching feature to enable slower devices to exercise flow control.

The I<sup>2</sup>C interface's SCL and SDA signals require external pull-up resistors. The pull-up resistors must be connected to VIO5.

#### I<sup>2</sup>S Interface

FX3S has an I<sup>2</sup>S port to support external audio codec devices. FX3S functions as I<sup>2</sup>S Master as transmitter only. The I<sup>2</sup>S interface consists of four signals: clock line (I2S\_CLK), serial data line (I2S\_SD), word select line (I2S\_WS), and master system clock (I2S\_MCLK). FX3S can generate the system clock as an output on I2S\_MCLK or accept an external system clock input on I2S MCLK.

The sampling frequencies supported by the I<sup>2</sup>S interface are 32 kHz, 44.1 kHz, and 48 kHz.

#### **SPI Interface**

FX3S supports an SPI Master interface on the Serial Peripherals port. The maximum operation frequency is 33 MHz.

The SPI controller supports four modes of SPI communication (see SPI Timing Specification on page 44 for details on the modes) with the Start-Stop clock. This controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.



# **Boot Options**

FX3S can load boot images from various sources, selected by the configuration of the PMODE pins. Following are the FX3S boot options:

- Boot from USB
- Boot from I<sup>2</sup>C
- Boot from SPI (SPI devices supported are M25P16 (16 Mbit), M25P80 (8 Mbit), and M25P40 (4 Mbit)) or their equivalents
- Boot from eMMC (S0-port)
- Boot from GPIF II ASync ADMux mode
- Boot from GPIF II Sync ADMux mode
- Boot from GPIF II ASync SRAM mode
- Boot from PMMC (P-Port)

Table 2. FX3S Booting Options

PMODE[2:0] [2]	Boot From
F00	Sync ADMux (16-bit)
F01	Async ADMux (16-bit)
F10	PMMC Legacy
F11	USB boot
F0F	Async SRAM (16-bit)
F1F	I <sup>2</sup> C, On Failure, USB Boot is Enabled
1FF	I <sup>2</sup> C only
0F1	SPI, On Failure, USB Boot is Enabled
000	S0-Port (eMMC) On failure, USB boot is enabled
100	S0-port (eMMC)

#### Reset

#### **Hard Reset**

A hard reset is initiated by asserting the Reset# pin on FX3S. The specific reset sequence and timing requirements are detailed in Figure 31 on page 46 and Table 19 on page 45. All I/Os are tristated during a hard reset.

#### Soft Reset

In a soft reset, the processor sets the appropriate bits in the PP INIT control register. There are two types of Soft Reset:

- CPU Reset The CPU Program Counter is reset. Firmware does not need to be reloaded following a CPU Reset.
- Whole Device Reset This reset is identical to Hard Reset.
- The firmware must be reloaded following a Whole Device Reset.

# Clocking

FX3S allows either a crystal to be connected between the XTALIN and XTALOUT pins or an external clock to be connected at the CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN 32 pins can be left unconnected if they are not used.

Crystal frequency supported is 19.2 MHz, while the external clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

FX3S has an on-chip oscillator circuit that uses an external 19.2-MHz (±100 ppm) crystal (when the crystal option is used). An appropriate load capacitance is required with a crystal. Refer to the specification of the crystal used to determine the appropriate load capacitance. The FSLC[2:0] pins must be configured appropriately to select the crystal- or clock-frequency option. The configuration options are shown in Table 3.

Clock inputs to FX3S must meet the phase noise and jitter requirements specified in Table 4 on page 11.

The input clock frequency is independent of the clock and data rate of the FX3S core or any of the device interfaces (including P-Port and S-Port). The internal PLL applies the appropriate clock multiply option depending on the input frequency.

Table 3. Crystal/Clock Frequency Selection

FSLC[2]	FSLC[1]	FSLC[0]	Crystal/Clock Frequency
0	0	0	19.2-MHz crystal
1	0	0	19.2-MHz input CLK
1	0	1	26-MHz input CLK
1	1	0	38.4-MHz input CLK
1	1	1	52-MHz input CLK

2. F indicates Floating.



Table 4. FX3S Input Clock Specifications

Parameter	Description	Specifi	Units	
Farameter	Description	Min	Max	Offics
Phase noise	100-Hz offset	_	<b>–</b> 75	dB
	1- kHz offset	_	-104	dB
	10-kHz offset	_	-120	dB
	100-kHz offset	_	-128	dB
	1-MHz offset	_	-130	dB
Maximum frequency deviation		_	150	ppm
Duty cycle		30	70	%
Overshoot		_	3	%
Undershoot		_	-3	%
Rise time/fall time		_	3	ns

# 32-kHz Watchdog Timer Clock Input

FX3S includes a watchdog timer. The watchdog timer can be used to interrupt the ARM926EJ-S core, automatically wake up the FX3S in Standby mode, and reset the ARM926EJ-S core. The watchdog timer runs a 32-kHz clock, which may be optionally supplied from an external source on a dedicated FX3S pin.

The firmware can disable the watchdog timer.

Requirements for the optional 32-kHz clock input are listed in Table 5.

Table 5. 32-kHz Clock Input Requirements

Parameter	Min	Max	Units
Duty cycle	40	60	%
Frequency deviation	_	±200	ppm
Rise time/fall time	_	200	ns

#### **Power**

FX3S has the following power supply domains:

- IO\_VDDQ: This is a group of independent supply domains for digital I/Os. The voltage level on these supplies is 1.8 V to 3.3 V. FX3S provides six independent supply domains for digital I/Os listed as follows (see Pin Description on page 16 for details on each of the power domain signals):
  - □ VIO1: GPIF II I/O
  - □ VIO2: S0-Port Supply
  - □ VIO3: S1-Port Supply
  - □ VIO4: S1-Port and Low Speed Peripherals (UART/SPI/I2S) Supply
  - □ VIO5: I<sup>2</sup>C and JTAG (supports 1.2 V to 3.3 V)
  - □ CVDDQ: Clock
  - $\square$  V<sub>DD</sub>: This is the supply voltage for the logic core. The nominal supply-voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for the following:
    - AVDD: This is the 1.2-V supply for the PLL, crystal oscillator, and other core analog circuits
    - U3TXVDDQ/U3RXVDDQ: These are the 1.2-V supply voltages for the USB 3.0 interface.
- VBATT/VBUS: This is the 3.2-V to 6-V battery power supply for the USB I/O and analog circuits. This supply powers the USB transceiver through FX3S's internal voltage regulator. VBATT is internally regulated to 3.3 V.



# **Power Modes**

FX3S supports the following power modes:

- Normal mode: This is the full-functional operating mode. The internal CPU clock and the internal PLLs are enabled in this mode.
  - $\hfill \square$  Normal operating power consumption does not exceed the sum of I\_{CC} Core max and I\_{CC} USB max (see Table 7 for current consumption specifications).
- □ The I/O power supplies VIO2, VIO3, VIO4, and VIO5 can be turned off when the corresponding interface is not in use. VIO1 cannot be turned off at any time if the GPIF II interface is used in the application.
- Low-power modes (see Table 6 on page 12):
  - □ Suspend mode with USB 3.0 PHY enabled (L1)
  - □ Suspend mode with USB 3.0 PHY disabled (L2)
  - □ Standby mode (L3)
  - ☐ Core power-down mode (L4)

Table 6. Entry and Exit Methods for Low-Power Modes

<b>Low-Power Mode</b>	Characteristics	Methods of Entry	Methods of Exit
	<ul> <li>The power consumption in this mode does not exceed ISB<sub>1</sub></li> <li>USB 3.0 PHY is enabled and is in U3 mode (one of the suspend modes defined by the USB 3.0 specification). This one</li> </ul>	■ Firmware executing on ARM926EJ-S core can put FX3S into suspend mode. For example, on USB suspend condition, firmware may decide to put FX3S into suspend mode  ■ External Processor, through the use of mailbox registers, can put FX3S into suspend mode	Methods of Exit  ■ D+ transitioning to low or high ■ D-transitioning to low or high ■ Impedance change on OTG_ID pin ■ Resume condition on SSRX± ■ Detection of VBUS ■ Level detect on UART CTS (program-
	■ The states of the configuration registers, buffer memory, and all internal RAM are maintained		mable polarity)  GPIF II interface assertion of CTL[0]
	■ All transactions must be completed before FX3S enters Suspend mode (state of outstanding transactions are not preserved)		■ Assertion of RESET#
	■ The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset		



Table 6. Entry and Exit Methods for Low-Power Modes (continued)

Table 6. Entry and Exit Methods for Low-Power Modes (continued)							
<b>Low-Power Mode</b>	Characteristics	Methods of Entry	Methods of Exit				
Suspend Mode with USB 3.0 PHY Disabled (L2)	■ The power consumption in this mode does not exceed ISB <sub>2</sub>	■ Firmware executing on ARM926EJ-S core can put FX3S into suspend mode. For example, on USB suspend	■ D+ transitioning to low or high				
Disabled (L2)	■ USB 3.0 PHY is disabled and the USB interface is in suspend mode	condition, firmware may decide to put FX3S into suspend mode	■ D- transitioning to low or high				
	■ The clocks are shut off. The PLLs are disabled	■ External Processor, through the use of mailbox registers can put FX3S into	■ Impedance change on OTG_ID pin				
	■ All I/Os maintain their previous state	suspend mode	■ Resume condition on SSRX±				
	■ USB interface maintains the previous state		■ Detection of VBUS				
	■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually		■ Level detect on UART_CTS (programmable polarity)				
	■ The states of the configuration registers,		■ GPIF II interface assertion of CTL[0]				
	buffer memory and all internal RAM are maintained		■ Assertion of RESET#				
	■ All transactions must be completed before FX3S enters Suspend mode (state of outstanding transactions are not preserved)						
	■ The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset						
Standby Mode (L3)	■ The power consumption in this mode does not exceed ISB3	■ Firmware executing on ARM926EJ-S core or external processor configures	■ Detection of VBUS				
(LO)	■ All configuration register settings and	the appropriate register	■ Level detect on UART CTS (Program-				
	program/data RAM contents are		mable Polarity)				
	preserved. However, data in the buffers or other parts of the data path, if any, is		■ GPIF II interface				
	not guaranteed. Therefore, the external		assertion of CTL[0]				
	processor should take care that the data needed is read before putting FX3S into this Standby Mode		■ Assertion of RESET#				
	■ The program counter is reset after waking up from Standby						
	■ GPIO pins maintain their configuration						
	■ Crystal oscillator is turned off						
	■ Internal PLL is turned off						
	■ USB transceiver is turned off						
	■ ARM926EJ-S core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM						
	■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually						



# Table 6. Entry and Exit Methods for Low-Power Modes (continued)

<b>Low-Power Mode</b>	Characteristics	Methods of Entry	Methods of Exit
		■ Turn off V <sub>DD</sub>	■ Reapply VDD
Mode (L4)	does not exceed ISB <sub>4</sub>		■ Assertion of RESET#
	Core power is turned off		
	All buffer memory, configuration registers, and the program RAM do not maintain state. After exiting this mode, reload the firmware		
	■ In this mode, all other power domains can be turned on/off individually		



# **Configuration Options**

Configuration options are available for specific usage models. Contact Cypress Applications or Marketing for details.

# Digital I/Os

FX3S has internal firmware-controlled pull-up or pull-down resistors on all digital I/O pins. An internal 50-k $\Omega$  resistor pulls the pins high, while an internal 10-k $\Omega$  resistor pulls the pins low to prevent them from floating. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (via internal 50 kΩ)
- Pull-down (via internal 10 kΩ)
- Hold (I/O hold its value) when in low-power modes
- The JTAG TDI, TMC, and TRST# signals have fixed 50-kΩ internal pull-ups, and the TCK signal has a fixed 10-kΩ pull-down resistor.

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured separately for each interface.

#### **GPIOs**

EZ-USB enables a flexible pin configuration both on the GPIF II and the serial peripheral interfaces. Any unused control pins (except CTL[15]) on the GPIF II interface can be used as GPIOs.

Similarly, any unused pins on the serial peripheral interfaces may be configured as GPIOs. See the Pin Description on page 16 for pin configuration options.

All GPIF II and GPIO pins support an external load of up to 16 pF for every pin.

#### **EMI**

FX3S meets EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. FX3S can tolerate reasonable EMI, conducted by the aggressor, outlined by these specifications and continue to function as expected.

# System-level ESD

FX3S has built-in ESD protection on the D+, D-, and GND pins on the USB interface. The ESD protection levels provided on these ports are:

- ±2.2-KV human body model (HBM) based on JESD22-A114 Specification
- ±6-KV contact discharge and ±8-KV air gap discharge based on IEC61000-4-2 level 3A
- ± 8-KV Contact Discharge and ±15-KV Air Gap Discharge based on IEC61000-4-2 level 4C.

This protection ensures the device continues to function after ESD events up to the levels stated in this section.

The SSRX+, SSRX-, SSTX+, and SSTX- pins only have up to ±2.2-KV HBM internal ESD protection.

	riguie II. 1 700 Ban map (Top View)										
	1	2	3	4	5	6	7	8	9	10	11
Α	U3VSSQ	U3RXVDDQ	SSRXM	SSRXP	SSTXP	SSTXM	AVDD	VSS	DP	DM	NC
В	VIO4	FSLC[0]	R_USB3	FSLC[1]	U3TXVDDQ	CVDDQ	AVSS	vss	VSS	VDD	TRST#
С	GPIO[54]	GPIO[55]	VDD	GPIO[57]	RESET#	XTALIN	XTALOUT	R_USB2	OTG_ID	TDO	VIO5
D	GPIO[50]	GPIO[51]	GPIO[52]	GPIO[53]	GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_GPIO[58]	12C_GPIO[59]	O[60]
Е	GPIO[47]	VSS	VIO3	GPIO[49]	GPIO[48]	FSLC[2]	TDI	TMS	VDD	VBATT	VBUS
F	VIO2	GPIO[45]	GPIO[44]	GPIO[41]	GPIO[46]	TCK	GPIO[2]	GPIO[5]	GPIO[1]	GPIO[0]	VDD
G	VSS	GPIO[42]	GPIO[43]	GPIO[30]	GPIO[25]	GPIO[22]	GPIO[21]	GPIO[15]	GPIO[4]	GPIO[3]	VSS
Н	VDD	GPIO[39]	GPIO[40]	GPIO[31]	GPIO[29]	GPIO[26]	GPIO[20]	GPIO[24]	GPIO[7]	GPIO[6]	VIO1
J	GPIO[38]	GPIO[36]	GPIO[37]	GPIO[34]	GPIO[28]	GPIO[16]	GPIO[19]	GPIO[14]	GPIO[9]	GPIO[8]	VDD
K	GPIO[35]	GPIO[33]	VSS	VSS	GPIO[27]	GPIO[23]	GPIO[18]	GPIO[17]	GPIO[13]	GPIO[12]	GPIO[10]
L	VSS	VSS	VSS	GPIO[32]	VDD	VSS	VDD	INT#	VIO1	GPIO[11]	VSS

Figure 11. FX3S Ball Map (Top View)



# **Pin Description**

	FX3S Pin Description									
						P	-Port			
Pin	Power Domain	I/O	Name	GPIF II Interface	Slave FIFO Interface	РММС	Async SRAM	Async ADMux	SyncADMux	
F10	VIO1	I/O	GPIO[0]	DQ[0]	DQ[0]	MMC_D0	DQ[0]	DQ[0]/A[0]	DQ[0]/A[0]	
F9	VIO1	I/O	GPIO[1]	DQ[1]	DQ[1]	MMC_D1	DQ[1]	DQ[1]/A[1]	DQ[1]/A[1]	
F7	VIO1	I/O	GPIO[2]	DQ[2]	DQ[2]	MMC_D2	DQ[2]	DQ[2]/A[2]	DQ[2]/A[2]	
G10	VIO1	I/O	GPIO[3]	DQ[3]	DQ[3]	MMC_D3	DQ[3]	DQ[3]/A[3]	DQ[3]/A[3]	
G9	VIO1	I/O	GPIO[4]	DQ[4]	DQ[4]	MMC_D4	DQ[4]	DQ[4]/A[4]	DQ[4]/A[4]	
F8	VIO1	I/O	GPIO[5]	DQ[5]	DQ[5]	MMC_D5	DQ[5]	DQ[5]/A[5]	DQ[5]/A[5]	
H10	VIO1	I/O	GPIO[6]	DQ[6]	DQ[6]	MMC_D6	DQ[6]	DQ[6]/A[6]	DQ[6]/A[6]	
Н9	VIO1	I/O	GPIO[7]	DQ[7]	DQ[7]	MMC_D7	DQ[7]	DQ[7]/A[7]	DQ[7]/A[7]	
J10	VIO1	I/O	GPIO[8]	DQ[8]	DQ[8]	GPIO	DQ[8]	DQ[8]/A[8]	DQ[8]/A[8]	
J9	VIO1	I/O	GPIO[9]	DQ[9]	DQ[9]	GPIO	DQ[9]	DQ[9]/A[9]	DQ[9]/A[9]	
K11	VIO1	I/O	GPIO[10]	DQ[10]	DQ[10]	GPIO	DQ[10]	DQ[10]/A[10]	DQ[10]/A[10]	
L10	VIO1	I/O	GPIO[11]	DQ[11]	DQ[11]	GPIO	DQ[11]	DQ[11]/A[11]	DQ[11]/A[11]	
K10	VIO1	I/O	GPIO[12]	DQ[12]	DQ[12]	GPIO	DQ[12]	DQ[12]/A[12]	DQ[12]/A[12]	
K9	VIO1	I/O	GPIO[13]	DQ[13]	DQ[13]	GPIO	DQ[13]	DQ[13]/A[13]	DQ[13]/A[13]	
J8	VIO1	I/O	GPIO[14]	DQ[14]	DQ[14]	GPIO	DQ[14]	DQ[14]/A[14]	DQ[14]/A[14]	
G8	VIO1	I/O	GPIO[15]	DQ[15]	DQ[15]	GPIO	DQ[15]	DQ[15]/A[15]	DQ[15]/A[15]	
J6	VIO1	I/O	GPIO[16]	PCLK	CLK	MMC_CLK	CLK	CLK	CLK	
K8	VIO1	I/O	GPIO[17]	CTL[0]	SLCS#	GPIO	CE#	CE#	CE#	
K7	VIO1	I/O	GPIO[18]	CTL[1]	SLWR#	MMC_CMD	WE#	WE#	WE#	
J7	VIO1	I/O	GPIO[19]	CTL[2]	SLOE#	GPIO	OE#	OE#	OE#	
H7	VIO1	I/O	GPIO[20]	CTL[3]	SLRD#	GPIO	DACK#	DACK#	DACK#	
G7	VIO1	I/O	GPIO[21]	CTL[4]	FLAGA	GPIO	DRQ#	DRQ#	DRQ#	
G6	VIO1	I/O	GPIO[22]	CTL[5]	FLAGB	GPIO	A[7]	GPIO	GPIO	
K6	VIO1	I/O	GPIO[23]	CTL[6]	GPIO	GPIO	A[6]	GPIO	RDY	
H8	VIO1	I/O	GPIO[24]	CTL[7]	PKTEND#	GPIO	A[5]	GPIO	GPIO	
G5	VIO1	I/O	GPIO[25]	CTL[8]	GPIO	GPIO	A[4]	GPIO	GPIO	
H6	VIO1	I/O	GPIO[26]	CTL[9]	GPIO	GPIO	A[3]	GPIO	GPIO	
K5	VIO1	I/O	GPIO[27]	CTL[10]	GPIO	GPIO	A[2]	ADV#	ADV#	
J5	VIO1	I/O	GPIO[28]	CTL[11]	A1	CARKIT_UART _RX	A[1]	GPIO	GPIO	
H5	VIO1	I/O	GPIO[29]	CTL[12]	A0	CARKIT_UART _TX	A[0]	GPIO	GPIO	
G4	VIO1	I/O	GPIO[30]	PMODE[0]	PMODE[0]	PMODE[0]	PMODE[0]	PMODE[0]	PMODE[0]	
H4	VIO1	I/O	GPI0[31]	PMODE[1]	PMODE[1]	PMODE[1]	PMODE[1]	PMODE[1]	PMODE[1]	
L4	VIO1	I/O	GPIO[32]	PMODE[2]	PMODE[2]	PMODE[2]	PMODE[2]	PMODE[2]	PMODE[2]	
L8	VIO1	I/O	INT#	INT#/CTL[15]	CTL[15]	INT#	INT#	INT#	INT#	
C5	CVDDQ	I	RESET#	RESET#	RESET#	RESET#	RESET#	RESET#	RESET#	



	FX3S Pin Description										
	Power	.//	<b>N</b> 1				S0-F	ort			
Pin	Domain	I/O	Name	8b	MMC	S	D+GPIO			GPIO	
K2	VIO2	I/O	GPIO[33]	S0_SD0			S0_SD0			GPIO	
J4	VIO2	I/O	GPIO[34]	S0	_SD1		S0_SD1			GPIO	
K1	VIO2	I/O	GPIO[35]	S0	_SD2		S0_SD2			GPIO	
J2	VIO2	I/O	GPIO[36]	S0	_SD3		S0_SD3			GPIO	
J3	VIO2	I/O	GPIO[37]	S0	_SD4		GPIO			GPIO	
J1	VIO2	I/O	GPIO[38]	S0	_SD5		GPIO			GPIO	
H2	VIO2	I/O	GPIO[39]	S0	_SD6		GPIO			GPIO	
НЗ	VIO2	I/O	GPIO[40]	S0	_SD7		GPIO			GPIO	
F4	VIO2	I/O	GPIO[41]		_CMD	,	S0_CMD			GPIO	
G2	VIO2	I/O	GPIO[42]	S0	_CLK		S0_CLK			GPIO	
G3	VIO2	I/O	GPIO[43]	SC	)_WP		S0_WP			GPIO	
F3	VIO2	I/O	GPIO[44]	S0S1_INS		S0S1_INS			GPIO		
F2	VIO2	I/O	GPIO[45]	MMC0_RST_OUT		GPIO		GPIO			
				S1-Port							
				8b MMC	SD+UART	SD+SPI	SD+GPIO	GPIO	GPIO+UART +I2S	SD+I2S	UART+SPI +I2S
F5	VIO3	I/O	GPIO[46]	S1_SD0	S1_SD0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_RT S
E1	VIO3	I/O	GPIO[47]	S1_SD1	S1_SD1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_CT S
E5	VIO3	I/O	GPIO[48]	S1_SD2	S1_SD2	S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX
E4	VIO3	I/O	GPIO[49]	S1_SD3	S1_SD3	S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX
D1	VIO3	I/O	GPIO[50]	S1_CMD	S1_CMD	S1_CMD	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK
D2	VIO3	I/O	GPIO[51]	S1_CLK	S1_CLK	S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD
D3	VIO3	I/O	GPIO[52]	S1_WP	S1_WP	S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS
					•						
D4	VIO4	I/O	GPIO[53]	S1_SD4	UART_RTS	SPI_SCK	GPIO	GPIO	UART_RTS	GPIO	SPI_SCK
C1	VIO4	I/O	GPIO[54]	S1_SD5	UART_CTS	SPI_SSN	GPIO	GPIO	UART_CTS	I2S_CLK	SPI_SSN
C2	VIO4	I/O	GPIO[55]	S1_SD6	UART_TX	SPI_MISO	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO
D5	VIO4	I/O	GPIO[56]	S1_SD7	UART_RX	SPI_MOSI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI
C4	VIO4	I/O	GPIO[57]	MMC1_R ST_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK



	FX3S Pin Description					
Pin	Power Domain	I/O	Name	USB Port		
C9	VBUS/ VBATT	I	OTG_ID	OTG_ID		
A3	U3RX VDDQ	I	SSRXM	SSRX-		
A4	U3RX VDDQ	I	SSRXP	SSRX+		
A6	U3TX VDDQ	0	SSTXM	SSTX-		
A5	U3TX VDDQ	0	SSTXP	SSTX+		
A9	VBUS/ VBATT	I/O	DP	D+		
A10	VBUS/ VBATT	I/O	DM	D-		
A11			NC	No connect		
				Crystal/Clocks		
B2	CVDDQ	ı	FSLC[0]	FSLC[0]		
C6	AVDD	I/O	XTALIN	XTALIN		
C7	AVDD	I/O	XTALOUT	XTALOUT		
B4	CVDDQ	I	FSLC[1]	FSLC[1]		
E6	CVDDQ	I	FSLC[2]	FSLC[2]		
D7	CVDDQ	I	CLKIN	CLKIN		
D6	CVDDQ	I	CLKIN_32	CLKIN_32		
				I2C and JTAG		
D9	VIO5	I/O	I2C_GPIO[5 8]	I2C_SCL		
D10	VIO5	I/O	I2C_GPIO[5 9]	I2C_SDA		
E7	VIO5	I	TDI	TDI		
C10	VIO5	0	TDO	TDO		
B11	VIO5	ı	TRST#	TRST#		
E8	VIO5	I	TMS	TMS		
F6	VIO5	I	TCK	TCK		
D11	VIO5	0	O[60]	Charger detect output		



	FX3S Pin Description						
Pin	Power Domain	I/O	Name	Power			
E10		PWR	VBATT				
B10		PWR	VDD				
A1		PWR	U3VSSQ				
E11		PWR	VBUS				
D8		PWR	VSS				
H11		PWR	VIO1				
E2		PWR	VSS				
L9		PWR	VIO1				
G1		PWR	VSS				
F1		PWR	VIO2				
G11		PWR	VSS				
E3		PWR	VIO3				
L1		PWR	VSS				
B1		PWR	VIO4				
L6		PWR	VSS				
В6		PWR	CVDDQ				
B5		PWR	U3TXVDDQ				
A2		PWR	U3RXVDDQ				
C11		PWR	VIO5				
L11		PWR	VSS				
A7		PWR	AVDD				
B7		PWR	AVSS				
C3		PWR	VDD				
B8		PWR	VSS				
E9		PWR	VDD				
B9		PWR	VSS				
F11		PWR	VDD				
H1		PWR	VDD				
L7		PWR	VDD				
J11		PWR	VDD				
L5		PWR	VDD				
K4		PWR	VSS				
L3		PWR	VSS				
K3		PWR	VSS				
L2		PWR	VSS				
A8		PWR	VSS				
				Precision Resistors			
C8	VBUS/ VBATT	I/O	R_usb2	Precision resistor for USB 2.0 (Connect a 6.04 kΩ ±1% resistor between this pin and GND)			
В3	U3TX VDDQ	I/O	R_usb3	Precision resistor for USB 3.0 (Connect a 200 Ω ±1% resistor between this pin and GND)			



# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the

outputs in high Z state......VCC+0.3
(VCC is the corresponding I/O voltage)

Static discharge voltage ESD protection levels:

- ± 2.2-KV HBM based on JESD22-A114
- Additional ESD protection levels on D+, D–, and GND pins, and serial peripheral pins

■ ± 6-KV contact discharge, ± 8-KV air gap discharge based on IEC61000-4-2 level 3A, ± 8-KV contact discharge, and ± 15-KV air gap discharge based on IEC61000-4-2 level 4C

Latch-up current	> 200 mA
Maximum output short-circuit current	
for all I/O configurations. (Vout = 0V)	–100 mA

Operating Conditions
T <sub>A</sub> (ambient temperature under bias) Industrial40 °C to +85 °C
$V_{DD}$ , $A_{VDDQ}$ , $U3TX_{VDDQ}$ , $U3RX_{VDDQ}$
Supply voltage1.15 V to 1.25 V
V <sub>BATT</sub> supply voltage3.2 V to 6 V
$V_{IO1}, V_{IO2}, V_{IO3}, V_{IO4}, C_{VDDQ}$
Supply voltage1.7 V to 3.6 V
V <sub>IO5</sub> supply voltage 1.15 V to 3.6 V

Table 7. DC Specifications

Parameter	Description	Min	Max	Units	Notes
V <sub>DD</sub>	Core voltage supply	1.15	1.25	V	1.2-V typical
A <sub>VDD</sub>	Analog voltage supply	1.15	1.25	V	1.2-V typical
V <sub>IO1</sub>	GPIF II I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V <sub>IO2</sub>	S0-Port power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V <sub>IO3</sub>	S1-Port power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V <sub>IO4</sub>	S1-Port and UART/SPI/I2S power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V <sub>BATT</sub>	USB voltage supply	3.2	6	V	3.7-V typical
V <sub>BUS</sub>	USB voltage supply	4.0	6	V	5-V typical
U3TX <sub>VDDQ</sub>	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
U3RX <sub>VDDQ</sub>	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
C <sub>VDDQ</sub>	Clock voltage supply	1.7	3.6	V	1.8-, 3.3-V typical
V <sub>IO5</sub>	I <sup>2</sup> C and JTAG voltage supply	1.15	3.6	V	1.2-, 1.8-, 2.5-, and 3.3-V typical
V <sub>IH1</sub>	Input HIGH voltage 1	0.625 × VCC	VCC + 0.3	V	For 2.0 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V (except USB port).VCC is the corresponding I/O voltage supply.
V <sub>IH2</sub>	Input HIGH voltage 2	VCC - 0.4	VCC + 0.3	V	For 1.7 V $\leq$ V <sub>CC</sub> $\leq$ 2.0 V (except USB port).VCC is the corresponding I/O voltage supply.
V <sub>IL</sub>	Input LOW voltage	-0.3	0.25 × VCC	V	VCC is the corresponding I/O voltage supply.

Document Number: 001-84160 Rev. \*B



Table 7. DC Specifications (continued)

Parameter	Description	Min	Max	Units	Notes
V <sub>OH</sub>	Output HIGH voltage	0.9 × VCC	-	V	I <sub>OH</sub> (max) = -100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply.
V <sub>OL</sub>	Output LOW voltage	-	0.1 × VCC	V	I <sub>OL</sub> (min) = +100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply.
I <sub>IX</sub>	Input leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	<b>–1</b>	1	μА	All I/O signals held at V <sub>DDQ</sub> (For I/Os with a pull-up or pull-down resistor connected, the leakage current increases by V <sub>DDQ</sub> /R <sub>pu</sub> or V <sub>DDQ</sub> /R <sub>PD</sub>
l <sub>OZ</sub>	Output High-Z leakage current for all pins except SSTXP/ SSXM/ SSRXP/SSRXM	<b>-1</b>	1	μA	All I/O signals held at V <sub>DDQ</sub>
I <sub>CC</sub> Core	Core and analog voltage operating current	-	200	mA	Total current through $A_{VDD}$ , $V_{DD}$
I <sub>CC</sub> USB	USB voltage supply operating current	_	60	mA	
I <sub>SB1</sub>	Total suspend current during suspend mode with USB 3.0 PHY enabled (L1)	_	-	mA	Core current: 1.5 mA I/O current: 20 µA USB current: 2 mA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB2</sub>	Total suspend current during suspend mode with USB 3.0 PHY disabled (L2)	-	-	mA	Core current: 250 µA I/O current: 20 µA USB current: 1.2 mA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB3</sub>	Total standby current during standby mode (L3)	-	-	μА	Core current: 60 µA I/O current: 20 µA USB current: 40 µA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I <sub>SB4</sub>	Total standby current during core power-down mode (L4)	-	-	μА	Core current: 0 µA I/O current: 20 µA USB current: 40 µA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.)
$V_{RAMP}$	Voltage ramp rate on core and I/O supplies	0.2	50	V/ms	Voltage ramp must be monotonic
V <sub>N</sub>	Noise level permitted on V <sub>DD</sub> and I/O supplies	_	100	mV	Max p-p noise level permitted on all supplies except A <sub>VDD</sub>
V <sub>N_AVDD</sub>	Noise level permitted on A <sub>VDD</sub> supply	-	20	mV	$\begin{array}{c} \text{Max p-p noise level permitted} \\ \text{on } \mathbf{A}_{VDD} \end{array}$



# **AC Timing Parameters GPIF II Timing**

Figure 12. GPIF II Timing in Synchronous Mode CLK tCO tCLK tHZ tCOE tDS tDH tDOH tDOH DQ[15:0] Data(IN) (OUT) (OUT) CTL(IN) tCTLO tCOH **↔**I CTL(OUT)

Table 8. GPIF II Timing Parameters in Synchronous  $\mathbf{Mode}^{[3]}$ 

Parameter	Description	Min	Max	Units
Frequency	Interface clock frequency	_	100	MHz
tCLK	Interface clock period	10	-	ns
tCLKH	Clock high time		_	ns
tCLKL	Clock low time	4	_	ns
tS	CTL input to clock setup time (Sync speed = 1)	2	_	ns
tH	CTL input to clock hold time (Sync speed = 1)	0.5	_	ns
tDS	Data in to clock setup time (Sync speed = 1)	2	_	ns
tDH	Data in to clock hold time (Sync speed = 1)	0.5	_	ns
tCO	Clock to data out propagation delay when DQ bus is already in output direction (Sync speed = 1)		8	ns
tCOE	Clock to data out propagation delay when DQ lines change to output from tristate and valid data is available on the DQ bus (Sync speed = 1)	-	9	
tCTLO	Clock to CTL out propagation delay (Sync speed = 1)	_	8	ns
tDOH	Clock to data out hold	2	_	ns
tCOH	Clock to CTL out hold	0	_	ns
tHZ	Clock to high-Z	_	8	ns
tLZ	Clock to low-Z (Sync speed = 1)	0	_	ns
tS_ss0	CTL input/data input to clock setup time (Sync speed = 0)	5	_	ns
tH_ss0	CTL input/data input to clock hold time (Sync speed = 0)	2.5	_	ns
tCO_ss0	Clock to data out / CTL out propagation delay (sync speed = 0)	_	15	ns
tLZ_ss0	Clock to low-Z (sync speed = 0)	2	_	ns

Note
3. All parameters guaranteed by design and validated through characterization.






Figure 13. GPIF II Timing in Asynchronous Mode

Figure 14. GPIF II Timing in Asynchronous DDR Mode






Table 9. GPIF II Timing in Asynchronous  $\mathsf{Mode}^{[4]}$ 

Note The following parameters assume one state transition

Parameter	Description	Min	Max	Units
tDS	Data In to DLE setup time. Valid in DDR async mode.	2.3	_	ns
tDH	Data In to DLE hold time. Valid in DDR async mode.	2	-	ns
tAS	S Address In to ALE setup time		_	ns
tAH	Address In to ALE hold time	2	_	ns
tCTLassert	CTL I/O asserted width for CTRL inputs without DQ input association and for outputs.	7	_	ns
tCTLdeassert	CTL I/O deasserted width for CTRL inputs without DQ input association and for outputs.	7	_	ns
tCTLassert_DQassert	CTL asserted pulse width for CTL inputs that signify DQ inputs valid at the asserting edge but do not employ in-built latches (ALE/DLE) for those DQ inputs.	20	_	ns
tCTLdeassert_DQassert	CTL deasserted pulse width for CTL inputs that signify DQ input valid at the asserting edge but do not employ in-built latches (ALE/DLE) for those DQ inputs.	7	_	ns
tCTLassert_DQdeassert	CTL asserted pulse width for CTL inputs that signify DQ inputs valid at the deasserting edge but do not employ in-built latches (ALE/DLE) for those DQ inputs.	7	_	ns
tCTLdeassert_DQdeassert	CTL deasserted pulse width for CTL inputs that signify DQ inputs valid at the deasserting edge but do not employ in-built latches (ALE/DLE) for those DQ inputs.	20	_	ns
tCTLassert_DQlatch	CTL asserted pulse width for CTL inputs that employ in-built latches (ALE/DLE) to latch the DQ inputs. In this non-DDR case, in-built latches are always close at the deasserting edge.	7	_	ns
tCTLdeassert_DQlatch	CTL deasserted pulse width for CTL inputs that employ in-built latches (ALE/DLE) to latch the DQ inputs. In this non-DDR case, in-built latches always close at the deasserting edge.	10	_	ns
tCTLassert_DQlatchDDR	CTL asserted pulse width for CTL inputs that employ in-built latches (DLE) to latch the DQ inputs in DDR mode.	10	_	ns
tCTLdeassert_DQlatchDDR	CTL deasserted pulse width for CTL inputs that employ in-built latches (DLE) to latch the DQ inputs in DDR mode.	10	_	ns
tAA	DQ/CTL input to DQ output time when DQ change or CTL change needs to be detected and affects internal updates of input and output DQ lines.	-	30	ns
tDO	CTL to data out when the CTL change merely enables the output flop update whose data was already established.	-	25	ns
tOELZ	CTL designated as OE to low-Z. Time when external devices should stop driving data.	0	_	ns
tOEHZ	CTL designated as OE to high-Z	8	8	ns
tCLZ	CTL (non-OE) to low-Z. Time when external devices should stop driving data.	0	_	ns
tCHZ	CTL (non-OE) to high-Z	30	30	ns
tCTLalpha	CTL to alpha change at output	_	25	ns
tCTLbeta	CTL to beta change at output	_	30	ns
tDST	Addr/data setup when DLE/ALE not used	2	_	ns
tDHT	Addr/data hold when DLE/ALE not used	20	_	ns
			•	


Document Number: 001-84160 Rev. \*B

Note
4. All parameters guaranteed by design and validated through characterization.



# **Asynchronous SRAM Timing**

Figure 15. Non-multiplexed Asynchronous SRAM Read Timing









Figure 16. Non-multiplexed Asynchronous SRAM Write Timing (WE# and CE# Controlled)

# Write Cycle 1 WE# Controlled, OE# High During Write



### Write Cycle 2 CE# Controlled, OE# High During Write







Figure 17. Non-multiplexed Asynchronous SRAM Write Timing (WE# controlled, OE# LOW)
Write Cycle 3 WE# Controlled. OE# Low



Note: tWP must be adjusted such that tWP > tWHZ + tDS

Table 10. Asynchronous SRAM Timing Parameters  $^{[5]}$ 

Parameter	Description	Min	Max	Units
	SRAM interface bandwidth	_	61.5	MBps
tRC	Read cycle time	32.5	_	ns
tAA	Address to data valid	_	30	ns
tAOS	Address to OE# LOW setup time	7	_	ns
tOH	Data output hold from address change	3	_	ns
tOHH	OE# HIGH hold time	7.5	_	ns
tOHC	OE# HIGH to CE# HIGH	2	_	ns
tOE	OE# LOW to data valid	_	25	ns
tOLZ	OE# LOW to LOW-Z	0	_	ns
tWC	Write cycle time	30	_	ns
tCW	CE# LOW to write end	30	_	ns
tAW	Address valid to write end	30	_	ns
tAS	Address setup to write start	7	_	ns
tAH	Address hold time from CE# or WE#	2	_	ns
tWP	WE# pulse width	20	_	ns
tWPH	WE# HIGH time	10	_	ns
tCPH	CE# HIGH time	10	_	ns
tDS	Data setup to write end	7	_	ns
tDH	Data hold to write end	2	_	ns
tWHZ	Write to DQ HIGH-Z output	_	22.5	ns
tOEZ	OE# HIGH to DQ HIGH-Z output	_	22.5	ns
tOW	End of write to LOW-Z output	0	_	ns

#### Note

Document Number: 001-84160 Rev. \*B

<sup>5.</sup> All parameters guaranteed by design and validated through characterization.



# **ADMux Timing for Asynchronous Access**

A[0:7]/DQ[0:15]

Valid Address

Valid Data

Valid Addr

Addr

WE# (HIGH)

CE#

CE#

CE#

CE#

CE#

CE#

CO

TOLZ

TOLZ

TOLZ

Figure 18. ADMux Asynchronous Random Read

#### Note:

- 1. Multiple read cycles can be executed while keeping CE# low.
- 2. Read operation ends with either de-assertion of either OE# or CE#, whichever comes earlier.




Figure 19. ADMux Asynchronous Random Write

#### Note:

- 1. Multiple write cycles can be executed while keeping CE# low.
- 2. Write operation ends with de-assertion of either WE# or CE#, whichever comes earlier.



Table 11. Asynchronous ADMux Timing Parameters  $^{[6]}$ 


Parameter	Description	Min	Max	Units	Notes
	ADMux Asynchronous I	READ Acc	ess Tim	ing Para	meters
tRC	Read cycle time (address valid to address valid)	54.5	_	ns	This parameter is dependent on when the P-port processors deasserts OE#
tACC	Address valid to data valid	-	32	ns	
tCO	CE# assert to data valid	-	34.5	ns	
tAVOE	ADV# deassert to OE# assert	2	_	ns	
tOLZ	OE# assert to data LOW-Z	0	_	ns	
tOE	OE# assert to data valid	_	25	ns	
tHZ	Read cycle end to data HIGH-Z	_	22.5	ns	
	ADMux Asynchronous V	VRITE Ac	cess Tin	ing Para	meters
tWC	Write cycle time (Address Valid to Address Valid)	_	52.5	ns	
tAW	Address valid to write end	30	_	ns	
tCW	CE# assert to write end	30	_	ns	
tAVWE	ADV# deassert to WE# assert	2	_	ns	
tWP	WE# LOW pulse width	20	_	ns	
tWPH	WE# HIGH pulse width	10	_	ns	
tDS	Data valid setup to WE# deassert	18	_	ns	
tDH	Data valid hold from WE# deassert	2	_	ns	
	ADMux Asynchronous Common	READ/W	RITE Ac	cess Tim	ing Parameters
tAVS	Address valid setup to ADV# deassert	5	_	ns	
tAVH	Address valid hold from ADV# deassert	2	_	ns	
tVP	ADV# LOW pulse width	7.5	_	ns	
tCPH	CE# HIGH pulse width	10	_	ns	
tVPH	ADV# HIGH pulse width	15	_	ns	
tCEAV	CE# assert to ADV# assert	0	_	ns	

Note
6. All parameters guaranteed by design and validated through characterization.



# **Synchronous ADMux Timing**


Figure 20. Synchronous ADMux Interface - Read Cycle Timing



- 1) External P-Port processor and FX3S operate on the same clock edge

- 2) External processor sees RDY assert 2 cycles after OE # asserts and and sees RDY deassert a cycle after the data appears on the output
  3) Valid output data appears 2 cycle after OE # asserted. The data is held until OE # deasserts
  4) Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle for operations at less than 50 MHz (this 1 cycle latency is not supported by the bootloader)

Figure 21. Synchronous ADMux Interface - Write Cycle Timing



- 1) External P-Port processor and FX3S operate on the same clock edge
  2) External processor sees RDY assert 2 cycles after WE # asserts and deassert 3 cycles after the edge sampling the data.
  3) Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle for operations at less than 50 MHz (this 1 cycle latency is not supported by the bootloader)






Figure 22. Synchronous ADMux Interface - Burst Read Timing

Note:

- 1) External P-Port processor and FX3S work operate on the same dock edge
- 2) External processor sees RDY assert 2 cycles after OE# asserts and and sees RDY deassert a cycle after the last burst data appears on the output
- 3) Valid output data appears 2 cycle after OE # asserted. The last burst data is held until OE # deasserts
- 4) Burst size of 4 is shown. Transfer size for the operation must be a multiple of burst size. Burst size is usually power of 2. RDY will not deassert in the middle of the burst.
- 5) External processor cannot deassert OE in the middle of a burst. If it does so, any bytes remaining in the burst packet could get lost.
- 6) Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle for operations at less than 50 MHz (this 1 cycle latency is not supported by the bootloader)




Figure 23. Sync ADMux Interface - Burst Write Timing

#### Note:

- 1) External P-Port processor and FX3S operate on the same clock edge
- 2) External processor sees RDY assert 2 cycles after WE # asserts and deasserts 3 cycles after the edge sampling the last burst data.

- 3) Transfer size for the operation must be a multiple of burst size. Burst size is usually power of 2. RDY will not deassert in the middle of the burst. Burst size of 4 is shown 4) External processor cannot deassert WE in the middle of a burst. If it does so, any bytes remaining in the burst packet could get lost. 5)Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle for operations at less than 50 MHz (this 1 cycle latency is not supported by the bootloader)



Table 12. Synchronous ADMux Timing Parameters<sup>[3]</sup>

Parameter	Description	Min	Max	Unit
FREQ	Interface clock frequency	-	100	MHz
tCLK	Clock period	10	_	ns
tCLKH	Clock HIGH time	4	_	ns
tCLKL	Clock LOW time	4	_	ns
tS	CE#/WE#/DQ setup time	2	_	ns
tH	CE#/WE#/DQ hold time	0.5	_	ns
tCH	Clock to data output hold time	0	_	ns
tDS	Data input setup time	2	_	ns
tDH	Clock to data input hold	0.5	_	ns
tAVDOE	ADV# HIGH to OE# LOW	0	_	ns
tAVDWE	ADV# HIGH to WE# LOW	0	_	ns
tHZ	CE# HIGH to Data HIGH-Z	-	8	ns
tOHZ	OE# HIGH to Data HIGH-Z	_	8	ns
tOLZ	OE# LOW to Data LOW-Z	0	_	ns
tKW	Clock to RDY valid	_	8	ns

Note
7. All parameters guaranteed by design and validated through characterization.



#### Slave FIFO Interface

Synchronous Slave FIFO Sequence Description


- FIFO address is stable and SLCS is asserted
- SLOE is asserted. SLOE is an output-enable only, whose sole function is to drive the data bus.
- SLRD is asserted
- The FIFO pointer is updated on the rising edge of the PCLK, while the SLRD is asserted. This starts the propagation of data from the newly addressed location to the data bus. After a propagation delay of tco (measured from the rising edge of

PCLK), the new data value is present. N is the first data value read from the FIFO. To have data on the FIFO data bus, SLOE must also be asserted.

The same sequence of events is shown for a burst read.

**Note** For burst mode, the SLRD# and SLOE# are asserted during the entire duration of the read. When SLOE# is asserted, the data bus is driven (with data from the previously addressed FIFO). For each subsequent rising edge of PCLK, while the SLRD# is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.

om the rising edge of





### **Synchronous Slave FIFO Write Sequence Description**

- FIFO address is stable and the signal SLCS# is asserted
- External master or peripheral outputs the data to the data bus
- SLWR# is asserted
- While the SLWR# is asserted, data is written to the FIFO and on the rising edge of the PCLK, the FIFO pointer is incremented
- The FIFO flag is updated after a delay of t WFLG from the rising edge of the clock

The same sequence of events is also shown for burst write

**Note** For the burst mode, SLWR# and SLCS# are asserted for the entire duration, during which all the required data values are written. In this burst write mode, after the SLWR# is asserted, the data on the FIFO data bus is written to the FIFO on every rising

edge of PCLK. The FIFO pointer is updated on each rising edge of PCLK.

**Short Packet**: A short packet can be committed to the USB host by using the PKTEND#. The external device or processor should be designed to assert the PKTEND# along with the last word of data and SLWR# pulse corresponding to the last word. The FIFOADDR lines must be held constant during the PKTEND# assertion.

**Zero-Length Packet**: The external device or processor can signal a Zero-Length Packet (ZLP) to FX3S simply by asserting PKTEND#, without asserting SLWR#. SLCS# and address must be driven as shown in Figure 25 on page 34.

**FLAG Usage**: The FLAG signals are monitored for flow control by the external processor. FLAG signals are outputs from FX3S that may be configured to show empty, full, or partial status for a dedicated thread or the current thread that is addressed.




Figure 25. Synchronous Slave FIFO Write Mode






Table 13. Synchronous Slave FIFO Parameters<sup>[8]</sup>

Parameter	Description	Min	Max	Units
FREQ	Interface clock frequency	_	100	MHz
tCYC	Clock period	10	_	ns
tCH	Clock high time	4	_	ns
tCL	Clock low time	4	_	ns
tRDS	SLRD# to CLK setup time	2	_	ns
tRDH	SLRD# to CLK hold time	0.5	_	ns
tWRS	SLWR# to CLK setup time	2	_	ns
tWRH	SLWR# to CLK hold time	0.5	_	ns
tCO	Clock to valid data	_	8	ns
tDS	Data input setup time	2	_	ns
tDH	CLK to data input hold	0.5	_	ns
tAS	Address to CLK setup time	2	_	ns
tAH	CLK to address hold time	0.5	_	ns
tOELZ	SLOE# to data low-Z	0	_	ns
tCFLG	CLK to flag output propagation delay	_	8	ns
tOEZ	SLOE# deassert to Data Hi Z	_	8	ns
tPES	PKTEND# to CLK setup	2	_	ns
tPEH	CLK to PKTEND# hold	0.5	_	
tCDH	CLK to data output hold	2	_	ns
Note Three-cycle latency from ADDR to DATA/FLAGS				

# Asynchronous Slave FIFO Read Sequence Description

■ FIFO address is stable and the SLCS# signal is asserted.

- SLOE# is asserted. This results in driving the data bus.
- SLRD # is asserted.
- Data from the FIFO is driven after assertion of SLRD#. This data is valid after a propagation delay of tRDO from the falling edge of SLRD#.
- FIFO pointer is incremented on deassertion of SLRD#

In Figure 26 on page 36, data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle, SLOE# must be in an asserted state. SLRD# and SLOE# can also be tied.

The same sequence of events is also shown for a burst read.

**Note** In the burst read mode, during SLOE# assertion, the data bus is in a driven state (data is driven from a previously addressed FIFO). After assertion of SLRD# data from the FIFO is driven on the data bus (SLOE# must also be asserted). The FIFO pointer is incremented after deassertion of SLRD#.

#### Note

Document Number: 001-84160 Rev. \*B

<sup>8.</sup> All parameters guaranteed by design and validated through characterization.






Figure 26. Asynchronous Slave FIFO Read Mode

### Asynchronous Slave FIFO Write Sequence Description

- FIFO address is driven and SLCS# is asserted
- SLWR# is asserted. SLCS# must be asserted with SLWR# or before SLWR# is asserted
- Data must be present on the tWRS bus before the deasserting edge of SLWR#
- Deassertion of SLWR# causes the data to be written from the data bus to the FIFO, and then the FIFO pointer is incremented
- The FIFO flag is updated after the tWFLG from the deasserting edge of SLWR.

The same sequence of events is shown for a burst write.

Note that in the burst write mode, after SLWR# deassertion, the data is written to the FIFO, and then the FIFO pointer is incremented.

**Short Packet**: A short packet can be committed to the USB host by using the PKTEND#. The external device or processor should be designed to assert the PKTEND# along with the last word of data and SLWR# pulse corresponding to the last word. The FIFOADDR lines must be held constant during the PKTEND# assertion.


**Zero-Length Packet**: The external device or processor can signal a zero-length packet (ZLP) to FX3S simply by asserting PKTEND#, without asserting SLWR#. SLCS# and the address must be driven as shown in Figure 27 on page 37.

**FLAG Usage**: The FLAG signals are monitored by the external processor for flow control. FLAG signals are FX3S outputs that can be configured to show empty, full, and partial status for a dedicated address or the current address.



Figure 27. Asynchronous Slave FIFO Write Mode

#### **Asynchronous Write Cycle Timing**



tWRPE: SLWR# de-assert to PKTEND deassert = 2ns min (This means that PKTEND should not be be deasserted before SLWR#) Note: PKTEND must be asserted at the same time as SLWR#.

## Asynchronous ZLP Write Cycle Timing






Table 14. Asynchronous Slave FIFO Parameters $^{[9]}$ 

Parameter	Description	Min	Max	Units
tRDI	SLRD# low	20	-	ns
tRDh	SLRD# high	10	_	ns
tAS	Address to SLRD#/SLWR# setup time	7	-	ns
tAH	SLRD#/SLWR#/PKTEND to address hold time	2	_	ns
tRFLG	SLRD# to FLAGS output propagation delay	_	35	ns
tFLG	ADDR to FLAGS output propagation delay	_	22.5	
tRDO	SLRD# to data valid	_	25	ns
tOE	OE# low to data valid –		25	ns
tLZ	OE# low to data low-Z	0	-	ns
tOH	SLOE# deassert data output hold	_	22.5	ns
tWRI	SLWR# low	20	-	ns
tWRh	SLWR# high	10	-	ns
tWRS	Data to SLWR# setup time	7	-	ns
tWRH	SLWR# to Data Hold time	2	-	ns
tWFLG	SLWR#/PKTEND to Flags output propagation delay	_	35	ns
tPEI	PKTEND low	20	_	ns
tPEh	PKTEND high	7.5	-	ns
tWRPE	SLWR# deassert to PKTEND deassert	2	-	

# **Storage Port Timing**

The S0-Port and S1-Port support the MMC Specification Version 4.41 and SD Specification Version 3.0. Table 15 lists the timing parameters for S-Port of the FX3S device.

Table 15. S-Port Timing Parameters<sup>[10]</sup>

Parameter	Description	Min	Max	Units
	MMC-20			•
tSDIS CMD	Host input setup time for CMD	4.8	_	ns
tSDIS DAT	Host input setup time for DAT	4.8	_	ns
tSDIH CMD	Host input hold time for CMD	4.4	_	ns
tSDIH DAT	Host input hold time for DAT	4.4	_	ns
tSDOS CMD	Host output setup time for CMD	5	_	ns
tSDOS DAT	tSDOS DAT Host output setup time for DAT 5		_	ns
tSDOH CMD	Host output hold time for CMD	5	_	ns
tSDOH DAT	Host output hold time for DAT	5	_	ns
tSCLKR	Clock rise time	-	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	50	_	ns
SDFREQ	Clock frequency	-	20	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-26	,		•
tSDIS CMD Host input setup time for CMD 10 -		_	ns	
tSDIS DAT	Host input setup time for DAT	10	_	ns

#### Note

Document Number: 001-84160 Rev. \*B

<sup>9.</sup> All parameters guaranteed by design and validated through characterization.



Table 15. S-Port Timing Parameters<sup>[10]</sup> (continued)

Parameter	Description	Min	Max	Units
tSDIH CMD	Host input hold time for CMD	9	_	ns
tSDIH DAT	Host input hold time for DAT	9	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	3	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	38.5	_	ns
SDFREQ	Clock frequency	_	26	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MC-HS		I	1
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	4	_	ns
tSDIH CMD	Host input hold time for CMD	3	_	ns
tSDIH DAT	Host input hold time for DAT	3	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	3	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	19.2	_	ns
SDFREQ	Clock frequency	_	52	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-DDR52	- 1		•
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	0.56	-	ns
tSDIH CMD	Host input hold time for CMD	3	_	ns
tSDIH DAT	Host input hold time for DAT	2.58	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	2.5	-	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	2.5	-	ns
tSCLKR	Clock rise time –		2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	19.2	_	ns
SDFREQ	Clock frequency	_	52	MHz
tSDCLKOD	Clock duty cycle	45	55	%
	SD-Default Speed (SDR12)	)		•
tSDIS CMD	Host input setup time for CMD	24	_	ns
tSDIS DAT	Host input setup time for DAT	24	-	ns



Table 15. S-Port Timing Parameters<sup>[10]</sup> (continued)

Parameter	Description	Min	Max	Units	
tSDIH CMD	Host input hold time for CMD	2.5	_	ns	
tSDIH DAT	Host input hold time for DAT	2.5	_	ns	
tSDOS CMD	Host output setup time for CMD	5	_	ns	
tSDOS DAT	Host output setup time for DAT	5	_	ns	
tSDOH CMD	Host output hold time for CMD	5	_	ns	
tSDOH DAT	Host output hold time for DAT	5	_	ns	
tSCLKR	Clock rise time	_	2	ns	
tSCLKF	Clock fall time	_	2	ns	
tSDCK	Clock cycle time	40	-	ns	
SDFREQ	Clock frequency	_	25	MHz	
tSDCLKOD	Clock duty cycle	40	60	%	
	SD-High-Speed (SI	DR25)			
tSDIS CMD	Host input setup time for CMD	4	_	ns	
tSDIS DAT	Host input setup time for DAT	4	_	ns	
tSDIH CMD	Host input hold time for CMD	2.5	_	ns	
tSDIH DAT	Host input hold time for DAT	2.5	_	ns	
tSDOS CMD	Host output setup time for CMD	6	_	ns	
tSDOS DAT	Host output setup time for DAT	6	_	ns	
tSDOH CMD	Host output hold time for CMD	2	_	ns	
tSDOH DAT	Host output hold time for DAT	2	_	ns	
tSCLKR	Clock rise time	_	2	ns	
tSCLKF	Clock fall time	_	2	ns	
tSDCK	Clock cycle time	20	_	ns	
SDFREQ	Clock frequency	_	50	MHz	
tSDCLKOD	Clock duty cycle	40	60	%	
	SD-SDR50	·			
tSDIS CMD	Host input setup time for CMD	1.5	-	ns	
tSDIS DAT	Host input setup time for DAT	1.5	_	ns	
tSDIH CMD	Host input hold time for CMD	2.5	ı	ns	
tSDIH DAT	Host input hold time for DAT	2.5	-	ns	
tSDOS CMD	Host output setup time for CMD	3	ı	ns	
tSDOS DAT	Host output setup time for DAT	3	ı	ns	
tSDOH CMD	Host output hold time for CMD	0.8	-	ns	
tSDOH DAT	Host output hold time for DAT	0.8	_	ns	
tSCLKR	Clock rise time	_	2	ns	
tSCLKF	Clock fall time –		2	ns	
tSDCK	olean eyele ume		_	ns	
SDFREQ	Clock frequency		100	MHz	
tSDCLKOD	Clock duty cycle	40	60	%	
	SD-DDR50				
tSDIS CMD	Host input setup time for CMD	4	_	ns	
tSDIS DAT	Host input setup time for DAT	0.92	– ns		




**Table 15. S-Port Timing Parameters**<sup>[10]</sup> (continued)

Parameter	Description	Min	Max	Units
tSDIH CMD	Host input hold time for CMD	2.5	-	ns
tSDIH DAT	Host input hold time for DAT	2.5	-	ns
tSDOS CMD	Host output setup time for CMD	6	_	ns
tSDOS DAT	Host output setup time for DAT	3	-	ns
tSDOH CMD	Host output hold time for CMD	0.8	-	ns
tSDOH DAT	Host output hold time for DAT	0.8	-	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	20	_	ns
SDFREQ	Clock frequency	_	50	MHz
tSDCLKOD	Clock duty cycle	45	55	%

# **Serial Peripherals Timing**

I<sup>2</sup>C Timing

Figure 28. I<sup>2</sup>C Timing Definition



#### Note

<sup>10.</sup> All parameters guaranteed by design and validated through characterization.



Table 16. I<sup>2</sup>C Timing Parameters<sup>[11]</sup>

SCL   SCL clock frequency   SCL   SCL clock frequency   SCL   SCL clock frequency   SCL   SCL clock frequency   LTD:STA   Hold time START condition   4	Parameter	Description	Min	Max	Units
Hold time START condition		I <sup>2</sup> C Standard Mode Parameters			
LOW   LOW period of the SCL   4.7   —   μs   HIGH   HIGH period of the SCL   4.	fSCL	SCL clock frequency	0	100	kHz
IHIGH         HIGH period of the SCL         4         -         μs           ISUSTA         Setup time for a repeated START condition         4.77         -         μs           IHD:DAT         Data hold time         0         -         μs           ISU:DAT         Data setup time         250         -         ns           tr         Rise time of both SDA and SCL signals         -         1000         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           ISU:STO         Setup time for STOP condition         4         -         μs           ISU:STO         Bus free time between a STOP and START condition         4.7         -         μs           IVD:DAT         Data valid time         -         3.45         μs           IVD:ACK         Data valid ACK         -         3.45         μs           ISP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           ISP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           ISP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           ISCL         SCL clock frequency         0 </td <td>tHD:STA</td> <td>Hold time START condition</td> <td>4</td> <td>_</td> <td>μs</td>	tHD:STA	Hold time START condition	4	_	μs
ISU:STA         Setup time for a repeated START condition         4.7         -         μs           HD:DAT         Data hold time         0         -         μs           ISU:DAT         Data setup time         250         -         ns           tr         Rise time of both SDA and SCL signals         -         300         ns           ISU:STO         Setup time for STOP condition         4         -         μs           ISU:STO         Setup time for STOP condition         4.7         -         μs           ISU:STO         Data valid drime         -         3.45         μs           ISU:STO         Data valid ACK         -         3.45         μs           ISU:DAT         Data valid ACK         -         3.45         μs           IVD:ACK         Data valid ACK         -         3.45         μs           ISP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a         n/a           IVD:ACK         Data valid ACK         μs         -         3.45         μs           ISD:BAT         SCL clock frequency         0         400         kHz           IHD:AT         Hold time START condition         0.6         -         <	tLOW	LOW period of the SCL	4.7	_	μs
tHD:DAT         Data hold time         0         -         μs           ISU:DAT         Data setup time         250         -         ns           tr         Rise time of both SDA and SCL signals         -         1000         ns           tf         Fall time of both SDA and SCL signals         -         1000         ns           tSU:STO         Setup time for STOP condition         4         -         μs           tBUF         Bus free time between a STOP and START condition         4.7         -         μs           tVD:DAT         Data valid time         -         3.45         μs           tVD:DAT         Data valid ACK         -         3.45         μs           tVD:ACK         Data valid ACK         -         3.45         μs           tSP         Pulse width of spikes that must be suppressed by input filter         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n         n <td>tHIGH</td> <td>HIGH period of the SCL</td> <td>4</td> <td>_</td> <td>μs</td>	tHIGH	HIGH period of the SCL	4	_	μs
ISU:DAT         Data setup time         250         —         ns           tr         Rise time of both SDA and SCL signals         —         1000         ns           tf         Fall time of both SDA and SCL signals         —         300         ns           tSU:STO         Setup time for STOP condition         4         —         µs           tSU:STO         Setup time for STOP condition         4.7         —         µs           tVD:DAT         Data valid time         —         3.45         µs           tVD:ACK         Data valid ACK         —         3.45         µs           tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a         n/a           FC Fast Mode Parameters           FC Fast Mode Parameters         0         4.0         4.0 <td>tSU:STA</td> <td>Setup time for a repeated START condition</td> <td>4.7</td> <td>-</td> <td>μs</td>	tSU:STA	Setup time for a repeated START condition	4.7	-	μs
tr Rise time of both SDA and SCL signals  ff Fall time of both SDA and SCL signals  ff Fall time of both SDA and SCL signals  ft Fall time of both SDA and SCL signals  ft Fall time of both SDA and SCL signals  ft SU:STO Setup time for STOP condition  d4 -	tHD:DAT	Data hold time	0	_	μs
tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         4         -         μs           tBUF         Bus free time between a STOP and START condition         4.7         -         μs           tVD:DAT         Data valid time         -         3.45         μs           tVD:ACK         Data valid ACK         -         4.7         ηa           t Pulse width of spikes that must be suppressed by input filter         n/a         n/a           t Pulse width of spikes that must be suppressed by input filter         n/a         n/a           t Pulse width of spikes that must be suppressed by input filter         0         400         kHz           tHD:DAT         Data setup time for STOP condition         0.6         -         μs           tSU:DAT         Data setup time of both SDA and SCL signals         -         300         ns           tF         Fall time of both SDA	tSU:DAT	Data setup time	250	_	ns
tSU:STO         Setup time for STOP condition         4         -         μs           tBUF         Bus free time between a STOP and START condition         4.7         -         μs           tVD:DAT         Data valid time         -         3.45         μs           tVD:ACK         Data valid ACK         -         3.45         μs           tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IPC Fast Mode Parameters           FSCL         SCL clock frequency         0         400         kHz           tHD:STA         Hold time START condition         0.6         -         μs           tLOW         LOW period of the SCL         1.3         -         μs           tHIGH         HIGH period of the SCL         0.6         -         μs           tHUCH         HIGH period of the SCL         0.6         -         μs           tHIGH period of the SCL         0.6         -         μs           tHUCH         HIGH period of the SCL         0.6         -         μs           tSU:STA         Setup time for a repeated START condition         0.6         -         μs <td>tr</td> <td>Rise time of both SDA and SCL signals</td> <td>-</td> <td>1000</td> <td>ns</td>	tr	Rise time of both SDA and SCL signals	-	1000	ns
tBUF         Bus free time between a STOP and START condition         4.7         -         μs           tVD:DAT         Data valid time         -         3.45         μs           tVD:ACK         Data valid ACK         -         3.45         μs           tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           IP Pulse width of spikes that must be suppressed by input filter         0         4.0         kHz           tHD:DAT         Data hold time         0         -         μs           tSU:STO         Setup time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         μs           tVD:DAT         Data valid time         -         0.9         μs           tVD:DAT         Data valid ACK <td>tf</td> <td>Fall time of both SDA and SCL signals</td> <td>_</td> <td>300</td> <td>ns</td>	tf	Fall time of both SDA and SCL signals	_	300	ns
tVD:DAT         Data valid time         —         3.45         µs           tVD:ACK         Data valid ACK         —         3.45         µs           tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           read of the SP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           read of the SP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           read of the SP Pulse width of spikes that must be suppressed by input filter         n/a         n/a           read of the SP Pulse width of spikes that must be suppressed by input filter         n/a         400         kHz           tHD:SAT         Author of the SP Pulse width of the SP Pulse vide of the SP Pulse Pu	tSU:STO	Setup time for STOP condition	4	-	μs
tVD:ACK         Data valid ACK         —         3.45         µs           tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           I**CF Fast Mode Parameters           FSCL         SCL clock frequency         0         400         kHz           tHD:STA         Hold time START condition         0.6         —         µs           tLOW         LOW period of the SCL         1.3         —         µs           tHIGH period of the SCL         0.6         —         µs           tHD:DAT         Data hold time         0         —         µs           tSU:DAT         Data setup time         100         —         ns           tFall time of both SDA and SCL signals         —         300         ns           tf         Fall time of both SDA and SCL signals         —         300         ns           tSU:STO         Setup time for STOP condition         0.6         —         µs           tSU:STO         Setup time for STOP and START condition         1.3         —         µs           tVD:DAT         Data valid ACK         —         0.9         µs	tBUF	Bus free time between a STOP and START condition	4.7	_	μs
tSP         Pulse width of spikes that must be suppressed by input filter         n/a         n/a           I²C Fast Mode Parameters           fSCL         SCL clock frequency         0         400         kHz           tHD:STA         Hold time START condition         0.6         -         μs           tLOW         LOW period of the SCL         1.3         -         μs           tHIGH         HIGH period of the SCL         0.6         -         μs           tSU:STA         Setup time for a repeated START condition         0.6         -         μs           tSU:DAT         Data hold time         0         -         μs           tSU:DAT         Data setup time         100         -         ns           tf         Rise time of both SDA and SCL signals         -         300         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         μs           tWD:DAT         Data valid MCK         -         0.9         μs           tVD:ACK         Data valid ACK         -         0.9         μs           tSP         Pulse width of spikes that must be	tVD:DAT	Data valid time	-	3.45	μs
SCL   SCL clock frequency   0   400   kHz	tVD:ACK	Data valid ACK	-	3.45	μs
fSCL         SCL clock frequency         0         400         kHz           tHD:STA         Hold time START condition         0.6         -         μs           tLOW         LOW period of the SCL         1.3         -         μs           tHIGH         HIGH period of the SCL         0.6         -         μs           tSU:STA         Setup time for a repeated START condition         0.6         -         μs           tHD:DAT         Data hold time         0         -         μs           tSU:DAT         Data setup time         100         -         ns           tr         Rise time of both SDA and SCL signals         -         300         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         μs           tBUF         Bus free time between a STOP and START condition         1.3         -         μs           tVD:DAT         Data valid time         -         0.9         μs           tVD:ACK         Data valid ACK         -         0.9         μs           tSP         Pulse width of spikes that must be suppressed by input filter         0         50	tSP	Pulse width of spikes that must be suppressed by input filter	n/a	n/a	
tHD:STA         Hold time START condition         0.6         —         μs           tLOW         LOW period of the SCL         1.3         —         μs           tHIGH         HIGH period of the SCL         0.6         —         μs           tSU:STA         Setup time for a repeated START condition         0.6         —         μs           tSU:DAT         Data hold time         0         —         μs           tSU:DAT         Data setup time         100         —         ns           tr         Rise time of both SDA and SCL signals         —         300         ns           tf         Fall time of both SDA and SCL signals         —         300         ns           tSU:STO         Setup time for STOP condition         0.6         —         μs           tVD:DAT         Bus free time between a STOP and START condition         1.3         —         μs           tVD:ACK         Data valid ACK         —         0.9         μs           tSP         Pulse width of spikes that must be suppressed by input filter         0         50         ns           FC Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)           fSCL         SCL clock frequency         0         1000         kHz </td <td></td> <td>I<sup>2</sup>C Fast Mode Parameters</td> <td></td> <td></td> <td></td>		I <sup>2</sup> C Fast Mode Parameters			
tLOW         LOW period of the SCL         1.3         -         μs           tHIGH         HIGH period of the SCL         0.6         -         μs           tSU:STA         Setup time for a repeated START condition         0.6         -         μs           tHD:DAT         Data hold time         0         -         μs           tSU:DAT         Data setup time         100         -         ns           tr         Rise time of both SDA and SCL signals         -         300         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         μs           tBUF         Bus free time between a STOP and START condition         1.3         -         μs           tVD:DAT         Data valid ACK         -         0.9         μs           tSP         Pulse width of spikes that must be suppressed by input filter         0         50         ns           I <sup>2</sup> C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)           fSCL         SCL clock frequency         0         1000         kHz           tHD:STA         Hold time START condition         0.26         -         μs<	fSCL	SCL clock frequency	0	400	kHz
tHIGH         HIGH period of the SCL         0.6         -         μs           tSU:STA         Setup time for a repeated START condition         0.6         -         μs           tHD:DAT         Data hold time         0         -         μs           tSU:DAT         Data setup time         100         -         ns           tr         Rise time of both SDA and SCL signals         -         300         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         μs           tBUF         Bus free time between a STOP and START condition         1.3         -         μs           tVD:DAT         Data valid time         -         0.9         μs           tVD:ACK         Data valid ACK         -         0.9         μs           tSP         Pulse width of spikes that must be suppressed by input filter         0         50         ns           I <sup>2</sup> C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)           FSCL         SCL clock frequency         0         1000         kHz           tHD:STA         Hold time START condition         0.26         -	tHD:STA	Hold time START condition	0.6	_	μs
tSU:STA         Setup time for a repeated START condition         0.6         -         µs           tHD:DAT         Data hold time         0         -         µs           tSU:DAT         Data setup time         100         -         ns           tr         Rise time of both SDA and SCL signals         -         300         ns           tf         Fall time of both SDA and SCL signals         -         300         ns           tSU:STO         Setup time for STOP condition         0.6         -         µs           tBUF         Bus free time between a STOP and START condition         1.3         -         µs           tVD:DAT         Data valid time         -         0.9         µs           tVD:ACK         Data valid ACK         -         0.9         µs           tSP         Pulse width of spikes that must be suppressed by input filter         0         50         ns           I <sup>2</sup> C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)           fSCL         SCL clock frequency         0         1000         kHz           tHD:STA         Hold time START condition         0.26         -         µs           tLOW         LOW period of the SCL         0.5         -         µs	tLOW	LOW period of the SCL	1.3	_	μs
tHD:DAT Data hold time	tHIGH	HIGH period of the SCL	0.6	_	μs
tSU:DAT Data setup time 100 - ns tr Rise time of both SDA and SCL signals - 300 ns tf Fall time of both SDA and SCL signals - 300 ns tSU:STO Setup time for STOP condition 0.6 - µs tBUF Bus free time between a STOP and START condition 1.3 - µs tVD:DAT Data valid time - 0.9 µs tVD:ACK Data valid ACK - 0.9 µs tSP Pulse width of spikes that must be suppressed by input filter 0 50 ns  I²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  fSCL SCL clock frequency 0 1000 kHz tHD:STA Hold time START condition 0.26 - µs tLOW LOW period of the SCL 0.26 - µs tHIGH HIGH period of the SCL 0.26 - µs tSU:STA Setup time for a repeated START condition 0.26 - µs tHD:DAT Data hold time	tSU:STA	Setup time for a repeated START condition	0.6	_	μs
tr Rise time of both SDA and SCL signals  tf Fall time of both SDA and SCL signals  tSU:STO Setup time for STOP condition  tBUF Bus free time between a STOP and START condition  tVD:DAT Data valid time  tVD:ACK Data valid ACK  pulse width of spikes that must be suppressed by input filter  tSP Pulse width of spikes that must be suppressed by input filter  tCF ast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  tLOW  tLOW LOW period of the SCL  tHIGH HIGH period of the SCL  tSU:STA Setup time for a repeated START condition  Data hold time  Table Add SCL signals  - 300 ns  ns  - 300 ns  - µs  tVD:ACK  - 0.9 µs  tVD:ACK  - 0.9 µs  tSU:STA Setup time for a repeated START condition  - 0.6 - µs  tHD:DAT  Data hold time  - 300 ns  - 300 ns  - µs  tVD:ACK  - 0.9 µs  - 0.9 µs  - 0.9 µs  - 0.26 - µs  tHD:DAT  Data hold time  - 0.0 - µs	tHD:DAT	Data hold time	0	_	μs
tf Fall time of both SDA and SCL signals - 300 ns tSU:STO Setup time for STOP condition 0.6 - µs tBUF Bus free time between a STOP and START condition 1.3 - µs tVD:DAT Data valid time - 0.9 µs tVD:ACK Data valid ACK - 0.9 µs tSP Pulse width of spikes that must be suppressed by input filter 0 50 ns  1²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  fSCL SCL clock frequency 0 1000 kHz tHD:STA Hold time START condition 0.26 - µs tLOW LOW period of the SCL 0.5 - µs tHIGH HIGH period of the SCL 0.26 - µs tSU:STA Setup time for a repeated START condition 0.26 - µs tHD:DAT Data hold time 0 - µs	tSU:DAT	Data setup time	100	_	ns
tSU:STO Setup time for STOP condition 0.6 - µs  tBUF Bus free time between a STOP and START condition 1.3 - µs  tVD:DAT Data valid time - 0.9 µs  tVD:ACK Data valid ACK - 0.9 µs  tSP Pulse width of spikes that must be suppressed by input filter 0 50 ns  I²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  fSCL SCL clock frequency 0 1000 kHz  tHD:STA Hold time START condition 0.26 - µs  tLOW LOW period of the SCL 0.5 - µs  tHIGH HIGH period of the SCL 0.26 - µs  tSU:STA Setup time for a repeated START condition 0.26 - µs  tHD:DAT Data hold time 0 - µs	tr	Rise time of both SDA and SCL signals	_	300	ns
tBUFBus free time between a STOP and START condition1.3-μstVD:DATData valid time-0.9μstVD:ACKData valid ACK-0.9μstSPPulse width of spikes that must be suppressed by input filter050nsI²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)fSCLSCL clock frequency01000kHztHD:STAHold time START condition0.26-μstLOWLOW period of the SCL0.5-μstHIGHHIGH period of the SCL0.26-μstSU:STASetup time for a repeated START condition0.26-μstHD:DATData hold time0-μs	tf	Fall time of both SDA and SCL signals	_	300	ns
tVD:DAT Data valid time — 0.9 µs  tVD:ACK Data valid ACK — 0.9 µs  tSP Pulse width of spikes that must be suppressed by input filter 0 50 ns  I²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  fSCL SCL clock frequency 0 1000 kHz  tHD:STA Hold time START condition 0.26 — µs  tLOW LOW period of the SCL 0.5 — µs  tHIGH HIGH period of the SCL 0.26 — µs  tSU:STA Setup time for a repeated START condition 0.26 — µs  tHD:DAT Data hold time 0 — µs	tSU:STO	Setup time for STOP condition	0.6	_	μs
tVD:ACK Data valid ACK - 0.9 µs  tSP Pulse width of spikes that must be suppressed by input filter 0 50 ns  1²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)  fSCL SCL clock frequency 0 1000 kHz  tHD:STA Hold time START condition 0.26 - µs  tLOW LOW period of the SCL 0.5 - µs  tHIGH HIGH period of the SCL 0.26 - µs  tSU:STA Setup time for a repeated START condition 0.26 - µs  tHD:DAT Data hold time	tBUF	Bus free time between a STOP and START condition	1.3		μs
tSPPulse width of spikes that must be suppressed by input filter050nsI²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)fSCLSCL clock frequency01000kHztHD:STAHold time START condition0.26-μstLOWLOW period of the SCL0.5-μstHIGHHIGH period of the SCL0.26-μstSU:STASetup time for a repeated START condition0.26-μstHD:DATData hold time0-μs	tVD:DAT	Data valid time	_	0.9	μs
I²C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)       fSCL     SCL clock frequency     0     1000     kHz       tHD:STA     Hold time START condition     0.26     -     μs       tLOW     LOW period of the SCL     0.5     -     μs       tHIGH     HIGH period of the SCL     0.26     -     μs       tSU:STA     Setup time for a repeated START condition     0.26     -     μs       tHD:DAT     Data hold time     0     -     μs	tVD:ACK	Data valid ACK	_	0.9	μs
fSCLSCL clock frequency01000kHztHD:STAHold time START condition0.26-μstLOWLOW period of the SCL0.5-μstHIGHHIGH period of the SCL0.26-μstSU:STASetup time for a repeated START condition0.26-μstHD:DATData hold time0-μs	tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns
tHD:STAHold time START condition0.26-μstLOWLOW period of the SCL0.5-μstHIGHHIGH period of the SCL0.26-μstSU:STASetup time for a repeated START condition0.26-μstHD:DATData hold time0-μs		I <sup>2</sup> C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=	1.2 V)		
tLOW LOW period of the SCL 0.5 - µs  tHIGH HIGH period of the SCL 0.26 - µs  tSU:STA Setup time for a repeated START condition 0.26 - µs  tHD:DAT Data hold time 0 - µs	fSCL	SCL clock frequency	0	1000	kHz
tHIGH HIGH period of the SCL 0.26 - μs tSU:STA Setup time for a repeated START condition 0.26 - μs tHD:DAT Data hold time 0 - μs	tHD:STA	Hold time START condition	0.26	_	μs
tSU:STA Setup time for a repeated START condition 0.26 - µs tHD:DAT Data hold time 0 - µs	tLOW	LOW period of the SCL	0.5	_	μs
tHD:DAT Data hold time 0 - µs	tHIGH	HIGH period of the SCL	0.26	-	μs
· ·	tSU:STA	Setup time for a repeated START condition	0.26	_	μs
tSU:DAT Data setup time 50 - ns	tHD:DAT	Data hold time	0	-	μs
	tSU:DAT	Data setup time	50	_	ns

Note
11. All parameters guaranteed by design and validated through characterization.



Table 16. I<sup>2</sup>C Timing Parameters<sup>[11]</sup> (continued)

Parameter	Description	Min	Max	Units
tr	Rise time of both SDA and SCL signals	_	120	ns
tf	Fall time of both SDA and SCL signals	Fall time of both SDA and SCL signals – 12		ns
tSU:STO	Setup time for STOP condition	0.26	_	μs
tBUF	Bus-free time between a STOP and START condition	0.5	_	μs
tVD:DAT	Data valid time	-	0.45	μs
tVD:ACK	Data valid ACK	-	0.55	μs
tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns

<sup>2</sup>S Timing Diagram

Figure 29. I<sup>2</sup>S Transmit Cycle




Table 17. I<sup>2</sup>S Timing Parameters<sup>[12]</sup>

Parameter	Description	Min	Max	Units	
tT	I <sup>2</sup> S transmitter clock cycle	Ttr	_	ns	
tTL	I <sup>2</sup> S transmitter cycle LOW period	0.35 Ttr	_	ns	
tTH	I <sup>2</sup> S transmitter cycle HIGH period	0.35 Ttr	_	ns	
tTR	I <sup>2</sup> S transmitter rise time	_	0.15 Ttr	ns	
tTF	I <sup>2</sup> S transmitter fall time	_	0.15 Ttr	ns	
tThd	I <sup>2</sup> S transmitter data hold time	0	_	ns	
tTd	I <sup>2</sup> S transmitter delay time	_	0.8tT	ns	
Note tT is sele	Note tT is selectable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bits to be 326 ns (3.072 MHz).				


Document Number: 001-84160 Rev. \*B

Note
12. All parameters guaranteed by design and validated through characterization.




## SPI Timing Specification

Figure 30. SPI Timing



## SPI Master Timing for CPHA = 0



**SPI Master Timing for CPHA = 1** 



Table 18. SPI Timing Parameters<sup>[13]</sup>

Parameter	Description	Min	Max	Units
fop	Operating frequency	0	33	MHz
tsck	Cycle time	30	_	ns
twsck	Clock high/low time	13.5	_	ns
tlead	SSN-SCK lead time	1/2 tsck <sup>[14</sup> ]-5	1.5 tsck <sup>[14]</sup> + 5	ns
tlag	Enable lag time	0.5	1.5 tsck <sup>[14]</sup> +5	ns
trf	Rise/fall time	_	8	ns
tsdd	Output SSN to valid data delay time	_	5	ns
tdv	Output data valid time	_	5	ns
tdi	Output data invalid	0	_	ns
tssnh	Minimum SSN high time	10	_	ns
tsdi	Data setup time input	8	_	ns
thoi	Data hold time input	0	_	ns
tdis	Disable data output on SSN high	0	_	ns

# **Reset Sequence**

FX3S's hard reset sequence requirements are specified in this section.

Table 19. Reset and Standby Timing Parameters

Parameter	Definition	Conditions	Min (ms)	Max (ms)
tRPW	Minimum RESET# pulse width	Clock Input	1	-
		Crystal Input	1	-
tRH	Minimum high on RESET#	-	5	_
tRR	Reset recovery time (after which Boot loader begins	Clock Input	1	-
	firmware download)	Crystal Input	5	
tSBY	Time to enter standby/suspend (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)	-	_	1
tWU	Time to wakeup from standby	Clock Input	1	-
		Crystal Input	5	-
tWH	Minimum time before Standby/Suspend source may be reasserted	-	5	_

### Notes

<sup>13.</sup> All parameters guaranteed by design and validated through characterization.
14. Depends on LAG and LEAD setting in the SPI\_CONFIG register.




Figure 31. Reset Sequence VDD ( core ) 55 SS -55xVDDQ XTALIN/ CLKIN XTALIN/ CLKIN must be stable before exiting Standby/Suspend Mandatory tRR Reset Pulse ← → Hard Reset RESET # tRPW tWH tWU tSBY Standby/ Suspend Source Standby/Suspend source Is asserted (MAIN\_POWER\_EN/ MAIN\_CLK\_EN bit is set) Standby/Suspend source Is deasserted


Document Number: 001-84160 Rev. \*B



# **Package Diagram**

Figure 32. 121-ball FBGA (10 x 10 x 1.2 mm (0.30 mm Ball Diameter)) Package Outline, 001-54471





DIMENSIONS IN MILLIMETERS
REFERENCE JEDEC: PUB 95, DEIGN GUIDE 4.5
PACKAGE WEIGHT: 0.29r

001-54471 \*D




# **Ordering Information**

**Table 20. Device Ordering Information** 

Ordering Code	SRAM (KB)	Storage Ports	HS-USB OTG	GPIF II Data Bus Width	Package Type
CYUSB3035-BZXI	512	2	Yes	16-bit	121-ball BGA
CYUSB3035-BZXC	512	2	Yes	16-bit	121-ball BGA
CYUSB3033-BZXC	512	1	Yes	16-bit	121-ball BGA
CYUSB3031-BZXC	256	1	No	16-bit	121-ball BGA

# **Ordering Code Definitions**





# Acronyms

Acronym	Description
DMA	direct memory access
HNP	host negotiation protocol
MMC	multimedia card
MTP	media transfer protocol
PLL	phase locked loop
PMIC	power management IC
SD	secure digital
SD	secure digital
SDIO	secure digital input / output
SLC	single-level cell
SLCS	Slave Chip Select
SLOE	Slave Output Enable
SLRD	Slave Read
SLWR	Slave Write
SPI	serial peripheral interface
SRP	session request protocol
USB	universal serial bus
WLCSP	wafer level chip scale package

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
μA	microamperes		
μs	microseconds		
mA	milliamperes		
Mbps	Megabits per second		
MBps	Megabytes per second		
MHz	mega hertz		
ms	milliseconds		
ns	nanoseconds		
Ω	ohms		
pF	pico Farad		
V	volts		



## **Document History Page**

Document Title: CYUSB3035, EZ-USB <sup>®</sup> FX3S SuperSpeed USB Controller Document Number: 001-84160						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	3786345	SAMT	12/06/2012	New data sheet.		
*A	3900859	SAMT	02/11/2013	Updated Ordering Information (Updated part numbers).		
*B	4027072	SAMT	06/20/2013	Added new MPNs in Ordering Information.		

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/pemory cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-84160 Rev. \*B Revised June 20, 2013 Page 50 of 50