

November 2000

Advance Information

1.0 Features

- Generates one bank of ten differential 2.5V HSTL clock outputs (YP0/YN0 to YP9/YN9) from one differential HSTL reference clock input
- Meets the JEDEC Standard PLL Clock Driver for DDR Applications
- External feedback input (FBINP/FBINN) to synchronize all clock outputs to the reference input
- Operating frequency 60MHz to 170MHz
- Tight tracking skew (spread-spectrum tolerant)
- Integrated 25Ω series damping resistors for driving point-to-point loads
- Serial programming interface provides tristate control over one or more output driver pairs
- Packaged in a 48-pin TSSOP

2.0 Description

Table 1: Function Table

The FS61850 is a low skew, low jitter CMOS zero-delay phase-lock loop (PLL) clock buffer IC. Ten differential buffered clock outputs are derived from an onboard open-loop PLL. The PLL aligns the frequency and phase of all output clock pairs to the differential reference input clock CLKP/CLKN, including a feedback output clock pair that feeds back to FBINP/FBINN to close the loop.

The PLL can be bypassed for test purposes by pulling AVDD to ground.

INPUT OUTPUT PLL YP0-YN0-FBOUT FBOUT AVDD СКР CKN YP9 YN9 Ρ Ν 2.5V Т н Ζ Ζ Ζ Ζ OFF 2.5V н Ζ Ζ Ζ Ζ L 2.5V L н L Н L н Zero-Delay 2.5V н н L н L L GND L н Ζ Ζ Ζ Ζ OFF GND н I. z Ζ z Ζ н GND L н L L н PLL Bypase GND Н н Н L L L Ζ Ζ Ζ Ζ OFF _ <20MHz

Figure 1: Block Diagram



Figure 2: Pin Configuration







Advance Information

November 2000

Table 2: Pin Descriptions

Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI^U = Input with Internal Pull-Up; DI_D = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; # = Active Low pin

PIN	TYPE	NAME	DESCRIPTION	
16	Ρ	AVDD	2.5V PLL power supply / Test mode enable. This pin provides the power supply to the internal PLL. When pulled low, the PLL is by- passed and the output clocks directly follow the input clock	
17	Р	AGND	PLL ground	
13 / 14	DI	CKP / CKN	Reference clock input (true / complementary)	
36 / 35	DI	FBINP / FBINN	Feedback input (true / complementary)	
32 / 33	DO	FBOUTP / FBOUTN	Feedback output (true / complementary)	
12	DI	SCL	Serial interface clock	
37	DIO	SDA	Serial interface data input/output	
3 / 2		YP0 / YN0		
5/6		YP1 / YN1		
10 / 9		YP2 / YN2		
20 / 19		YP3 / YN3		
22 / 23	DO	YP4 / YN4	Clock outputs /true / complementary)	
46 / 47	DO	YP5 / YN5	Clock outputs (true / complementary)	
44 / 43		YP6 / YN6		
39 / 40		YP7 / YN7		
29 / 30		YP8 / YN8		
27 / 26		YP9 / YN9		
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	Р	GND	Ground for all clock outputs	
15	Р	VDD_I	2.5V power supply for SMBus logic	
4, 11, 21, 28, 34, 38, 45	Р	VDD	2.5V power supply for all clock outputs	

3.0 Device Operation

The FS61850 precisely aligns the frequency and phase of the differential HSTL output clocks to the differential reference input CKP/CKN by use of an on-chip phase-lock loop (PLL). The PLL generates 10 low-skew, low-jitter copies of the reference, with the outputs adjusted for 50% duty cycle.

The differential FBOUT clock must be hardwired to the FBINP/FBINN pins to complete the loop. The PLL actively adjusts the output clocks so that there is no phase error between the reference clock and the feedback input.

Since the device uses a PLL to lock the output clocks to the input clock, there is a power-up stabilization time that is required for the PLL to achieve phase lock.

Note that all inputs and outputs use 2.5V HSTL signal levels.

3.1 PLL Bypass

When the AVDD pin is pulled low, the reference clock signal bypasses the PLL and is muxed directly through to the outputs. The PLL is powered down, and device acts a fanout buffer. Note that if AVDD is re-established, the PLL requires a power-up and stabilization time to lock to the input clock.





FS61850-01

Advance Information

1:10 HSTL SMBus Zero-Delay Clock Buffer IC

November 2000

4.0 **Programming Interface**

This device supports both Block Write and Block Read commands. The device address is:

Table 3: Device Address

A6	A5	A4	A3	A2	A1	A0
1	1	0	1	0	0	1

4.1 Block Write

The Block Write command allows the Bus Host to write several bytes of data to sequential registers, starting with the Byte 0 Register. As shown in Figure 3, a Block Write starts with the seven-bit device address followed by a logic-low R/W bit.

According to SMBus protocol, a command code containing all zeroes (0000 0000) and a byte count describing the number of data bytes to be written should be issued by the Bus Host after the acknowledge handshake.

This device, however, ignores both the byte count and the command code.

After a device acknowledge of the byte count, data bytes are written sequentially, starting with the Byte 0 Register and incrementing in order. An acknowledge between each byte of data must occur before the next data byte is sent. After the last byte is written, any additional byte information sent to the device wraps around and starts rewriting information contained in Byte 0.

4.2 Block Read

The Block Read command, shown in Figure 4, permits the Bus Host to read several bytes of data from sequential registers, starting by default at the Byte 0 Register. To begin a Block Read, the seven-bit device address is sent from the Host, followed by a logic-high R/W bit.

Note that a repeated START command is not required to initiate a Block Read.

After an acknowledgement of the byte count this device takes command of the bus and transmits all the data beginning the Byte 0 Register. After the last byte of data, the Bus Host should generate a "not-acknowledge," followed by a STOP command.

Without a STOP command, any additional read requests after reading the last byte wrap around and begin rereading information contained in Byte 0. If the host does not want to receive all the data contained in the device, the host should not-acknowledge the last desired data byte and issue a STOP command on the next clock.

Figure 3: Block Write





FS61850-01

1:10 HSTL SMBus Zero-Delay Clock Buffer IC



Advance Information

4.3 **Register Programming**

A logic-one written to a valid bit location enables (turns on) the assigned output clock. Likewise, a logic-zero written to a valid bit location disables (turns off) the assigned output clock.

Any unused or reserved register bits should be cleared to zero. Serial bits are written to this device starting with Byte 0 and proceeding higher. Bit 7 of each byte is written first, and bits are written to in descending order down to Bit 0.

Table 4: Byte 0 Register

BIT	DESCR	PIN	RW	
7	YP0 / YN0 Control		2 2	
1	0 = Outputs Tristated	1 = Outputs Enabled	3, Z	RVV.
6	YP1 / YN1 Control			
0	0 = Outputs Tristated	1 = Outputs Enabled	5, 0	L A A
5	YP2 / YN2 Control		10,	
Э	0 = Outputs Tristated	1 = Outputs Enabled	9	RVV
4	YP3 / YN3 Control		20,	RW
4	0 = Outputs Tristated	1 = Outputs Enabled	19	
2	YP4 / YN4 Control			
3	0 = Outputs Tristated	1 = Outputs Enabled	23	RVV
2	YP5 / YN5 Control		46,	
2	0 = Outputs Tristated	1 = Outputs Enabled	47	RVV
1	YP6 / YN6 Control		44,	
1	0 = Outputs Tristated	1 = Outputs Enabled	43	RVV
0	YP7 / YN7 Control			
0	0 = Outputs Tristated	1 = Outputs Enabled	40	KW

Shaded areas indicate default settings

November 2000

Table 5: Byte 1 Register

BIT	DESCR	RIPTION	PIN	RW
7	YP8 / YN8 Control		29, 30	
1	0 = Outputs Tristated	1 = Outputs Enabled		RVV
6	YP9 / YN9 Control		27,	
0	0 = Outputs Tristated	1 = Outputs Enabled	26	RVV
F	Reserved: Always write	this bit to 0		Р
5	0 = Default		-	ĸ
4	Reserved: Always write		Б	
4	0 = Default		-	ĸ
0	Reserved: Always write	this bit to 0		Б
3	0 = Default		-	К
2	Reserved: Always write	this bit to 0		D
2	0 = Default		-	R.
1	Reserved: Always write	this bit to 0		D
1	0 = Default		-	R.
0	Reserved: Always write this bit to 0			D
0	0 = Default		-	R.

Shaded areas indicate default settings





November 2000

Advance Information

5.0 Electrical Specifications

Table 6: Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.

PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage, dc, Clock Buffers (GND = ground)	AV _{DD}	GND-0.5	4	V
Supply Voltage, dc, Core	V _{DD}	GND-0.5	4	V
Input Voltage, dc	Vı	GND-0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	GND-0.5	V _{DD} +0.5	V
Input Clamp Current, dc ($V_1 < 0$ or $V_1 > V_{DD}$)	I _{IK}	-50	50	mA
Output Clamp Current, dc ($V_1 < 0$ or $V_1 > V_{DD}$)	Ι _{οκ}	-50	50	mA
Storage Temperature Range (non-condensing)	Ts	-65	150	°C
Ambient Temperature Range, Under Bias	T _A	-55	125	°C
Junction Temperature	TJ		125	°C
Lead Temperature (soldering, 10s)			260	°C
Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)			2	kV



CAUTION: ELECTROSTATIC SENSITIVE DEVICE

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.

Table 7: Operating Conditions

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS	
Supply Voltage	AV_{DD}	Core	2.3	2.5	2.7	V	
Supply Voltage	V _{DD}	Outputs	2.3	2.5	2.7	v	
Ambient Operating Temperature Range	T _A		0		70	°C	
Input Frequency (CKD / CKN)	f	Frequency range over which PLL acquires lock	60		170		
	ICLK	Frequency range where all timing parameter specification are met	90		170	IVITZ	
Input Duty Cycle		CKP / CKN	40		60	%	
Input Rise/Fall Time	t _r , t _f	CKP / CKN (over 20% to 80%)	0.375		1.5	ns	
Spread-Spectrum Modulation Frequency	f _m		30		50	MHz	
Spread-Spectrum Modulation Index	δ _m		0		-0.5	%	
Output Load Capacitance	CL				15	pF	
Serial Data Transfer Rate			10		100	kb/s	





Advance Information

November 2000

Table 8: DC Electrical Specifications

Unless otherwise stated, all power supplies = 2.5V, no load on any output, and ambient temperature range $T_A = 0^{\circ}C$ to $70^{\circ}C$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical. Negative currents indicate current flows out of the device.

PARAMETER		SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
Overall							
Supply Current, Dynamic, with Loaded Outputs		I _{DD}	V _{DD} = 2.7V, f _{CLK} = 170MHz		200	300	mA
Supply Current, Static		IDDL	V_{DD} = 2.7V, PWRDWN# low or f_{CLK} < 20MHz			100	μA
SCL, SDA Serial Interface I/O							
High-Level Input Voltage		V _{IH}		1.67		V _{DD} +0.3	V
Low-Level Input Voltage	out	VIL		GND-0.3		0.833	V
Hysteresis Voltage	dul	V_{hys}			0.833		V
Input Leakage Current		I _I		-10		10	μA
Low-Level Output Sink Current (SDA)		I _{OL}	V _{OH} = 0.4V, V _{DD} = 2.7V				mA
Differential Clock Inputs (CKP, CKN	I, FB	INP, FBINN)				
Input Voltage Level		V _{IN}		GND-0.3		V _{DD} +0.3	V
Crossover Voltage		V _{IX}		V _{DD} /2 -0.2		V _{DD} /2 +0.2	V
Differential Voltage		V_{ID}	Magnitude of the difference between the input level on CKP and the input level on CKN	0.36		V _{DD} +0.6	
Input Leakage Current		I _I	V _{DD} = 2.7V	-10		10	μA
Input Loading Capacitance *		$C_{L(in)}$	V_1 = 0V, as seen by an external clock driver	2.5		3.5	pF
Differential Clock Outputs (YP0:9, Y	'N0:9	, FBOUTP,	, FBOUTN)				
		1	V _{DD} = 2.3V, V _O = 1.7V			-12	mA
High-Level Output Source Current		IOH	V_{DD} = 2.3V, V_{O} = 2.2V	-100			μA
Low Lovel Output Sink Current			V_{DD} = 2.3V, V_{O} = 0.6V			12	mA
Low-Level Output Sink Current		IOL	V _{DD} = 2.3V, V _O = 0.1V	100			μΑ
Crossover Voltage		Vox		V _{DD} /2 -0.2		V _{DD} /2 +0.2	
Differential Voltage		V _{OD}	Magnitude of the difference between the output levels on YP0:9, FBOUTP and the output levels on YN0:9, FBOUTN	0.70		V _{DD} +0.6	
		ZO	Measured at 1.25V, output driving low				0
Output Impedance		Z _{OL}	Measured at 1.25V, output driving high				22
Tristate Output Current		I _{oz}		-5		5	μA
Short Circuit Source Current *		I _{OSH}	V_0 = 0V; shorted for 30s, max.				mA
Short Circuit Sink Current *		I _{OSL}	V_0 = 2.5V; shorted for 30s, max.				mA





Advance Information

November 2000

Table 9: AC Timing Specifications

Unless otherwise stated, all power supplies = 2.5V, no load on any output, and ambient temperature $T_A = 25^{\circ}$ C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS		
Overall	Overall							
Clock Skew, Output to Output *	t _{sk(o)}	Measured V _X between two output pairs C_L = 15pF				ps		
Dunamia Dhaga Offact		Spread modulation ON						
Dynamic Phase Offset	ldΦ	Spread modulation ON				ps		
Static Phase Offset	tφ	Does not include jitter	-120		120	ps		
Clock Stabilization Time *		Time required for the PLL to achieve phase lock				ms		
Phase-Lock Loop								
Loop Bandwidth *		For calculation of Tracking Skew	2.0			MHz		
Phase Angle *		For calculation of Tracking Skew			-0.031	0		
Phase Error *		From rising edge on CLK to rising edge on FBIN				ps		
Clock Outputs (1Y0:9, FBOUT)								
Duty Cycle *	dt		45		55	%		
Jitter, Cycle-cycle * (peak-peak)	t _{j(CC)}		-75		75	ps		
Jitter, Period * (peak-peak)	$t_{j(\Delta P)}$		-75		75	ps		
Jitter, Half-Period * (peak-peak)	$t_{j(\Delta^{1/_2} P)}$		-100		100	ps		
Rise Time *	tr	V_0 = 0.5V to 2.0V; C_L = 15pF	0.75		1.5	ns		
Fall Time *	t _f	V _o = 2.0V to 0.5V; C _L = 15pF	0.75		1.5	ns		
Enable Delay *	t _{DLH}	via PWRDWN#				ns		
Disable Delay *	t _{DHL}	via PWRDWN#				ns		





Advance Information

November 2000

Table 10: Serial Interface Timing Specifications

Unless otherwise stated, all power supplies = 2.5V, no load on any output, and ambient temperature $T_A = 25^{\circ}$ C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are ±3 σ from typical.

DADAMETED	SVMPOL		STANDA			
PARAMETER	STMBOL	CONDITIONS/DESCRIPTION	MIN.	MAX.	UNITS	
Clock frequency	f _{SCL}	SCL	0	100	kHz	
Bus free time between STOP and START	t _{BUF}		4.7		μs	
Set up time, START (repeated)	t _{su:STA}		4.7		μs	
Hold time, START	t _{hd:STA}		4.0		μs	
Set up time, data input	t _{su:DAT}	SDA	250		ns	
Hold time, data input	t _{hd:DAT}	SDA	0		μs	
Output data valid from clock	t _{AA}	Minimum delay to bridge undefined region of the fall-ing edge of SCL to avoid unintended START or STOP		3.5	μs	
Rise time, data and clock	tr	SDA, SCL		1000	ns	
Fall time, data and clock	t _f	SDA, SCL		300	ns	
High time, clock	t _{HI}	SCL	4.0		μs	
Low time, clock	t _{LO}	SCL	4.7		μs	
Set up time, STOP	t _{su:STO}		4.0		μs	

Figure 5: Bus Timing Data



Figure 6: Data Transfer Sequence







November 2000

Advance Information

6.0 Package Information

Table 11: 48-pin TSSOP (6.1mm) Package Dimensions



Table 12: 48-pin TSSOP (6.1mm) Package Characteristics

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	TYP.	UNITS	
Thermal Impedance, Junction to Free-Air	Θ_{JA}	Air flow = 0 m/s	89	°C/W	
Lead Inductance, Self	L ₁₁ Longest lead		3.50	nH	
Load Inductance, Mutual	L ₁₂	L12 Longest lead to any 1 st adjacent lead L13 Longest lead to any 2 nd adjacent lead		nЦ	
	L ₁₃				
Lead Capacitance, Bulk	C ₁₁	Longest lead to V _{SS}		pF	
Load Canacitanaa Mutual	C ₁₂	Longest lead to any 1 st adjacent lead	0.30	- 5	
Lead Capacitance, Mutual	C ₁₃	Longest lead to any 2 nd adjacent lead	0.03	рг	





Advance Information

November 2000

7.0 Ordering Information

Table 13: Device Ordering Codes

DEVICE NUMBER	ORDERING CODE	PACKAGE TYPE	OPERATING TEMPERATURE RANGE	SHIPPING CONFIGURATION
FS61850-01	13810-802	48-pin TSSOP (Thin Shrink Small Outline Package)	0°C to 70°C (Commercial)	Tape and Reel



Purchase of I^2C components of American Microsystems, Inc., or one of its sublicensed Associated Companies conveys a license under Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

Copyright © 2001 American Microsystems, Inc.

Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMI for such applications.

American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796, WWW Address: http://www.amis.com E-mail: tgp@amis.com

