

FSLV16211 24-Bit Bus Switch

Features

- 5Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Packaged in Fine-Pitch Ball Grid Array (FBGA) and Thin Shrink Small Outline Package (TSSOP)

Description

The FSLV16211 is a 24-bit, high-speed, low-voltage bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

This device's design allows this part to be used as a 12-bit or 24-bit bus switch. When $\overline{OE}1$ is LOW, Port 1A is connected to Port 1B. When $\overline{OE}2$ is LOW, Port 2A is connected to Port 2B.

Ordering Information

Part Number	Pb-Free	Operating Temperature Range	Package	Packing Method
FSLV16211GX	Yes	-40°C to 85°C	54-Ball, Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide	Tape and Reel
FSLV16211MTD	Yes	-40°C to 85°C	56-Lead, Thin Shrink Small Outline Package (TSSOP), JEDEC M0-153, 6.1mm Wide	Trays
FSLV16211MTDX	Yes	-40°C to 85°C	56-Lead, Thin Shrink Small Outline Package (TSSOP), JEDEC M0-153, 6.1mm Wide	Tape and Reel

Application Diagram




Figure 1. Logic Diagram

Connection Diagram




Figure 2. Pin Assignments for TSSOP (Top Through View)




Figure 3. Pin Assignments for FBGA (Top Through View)

Pin Description

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
A	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
B	1A ₄	1A ₃	1A ₇	OE ₁	1B ₃	1B ₄
C	1A ₆	1A ₅	GND	1B ₇	1B ₅	1B ₆
D	1A ₁₀	1A ₉	1A ₈	1B ₈	1B ₉	1B ₁₀
E	1A ₁₂	1A ₁₁	2A ₁	2B ₁	1B ₁₁	1B ₁₂
F	2A ₄	2A ₃	2A ₂	2B ₂	2B ₃	2B ₄
G	2A ₆	2A ₅	VCC	GND	2B ₅	2B ₆
H	2A ₈	2A ₇	2A ₉	2B ₉	2B ₇	2B ₈
I	2A ₁₂	2A ₁₁	2A ₁₀	2B ₁₀	2B ₁₁	2B ₁₂

Truth Table

Inputs		Inputs/Outputs	
\overline{OE}_1	\overline{OE}_2	1A, 1B	2A, 2B
Low	Low	1A=1B	2A=2B
Low	High	1A=1B	Z
High	Low	Z	2A=2B
High	High	Z	Z

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	-0.5	4.6	V
V_S	DC Switch Voltage ⁽¹⁾	-0.5	4.6	V
V_{IN}	DC Input Voltage	-0.5	4.6	V
I_{IK}	DC Input Diode Current		-50	mA
I_{OUT}	DC Output Sink Current		128	mA
I_{CC}/I_{GND}	DC V_{CC}/GND Current		+/-100	mA
T_{STG}	Storage Temperature Range	-65	150	°C

Note:

- The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.⁽²⁾

Symbol	Parameter	Min.	Max.	Unit	
V_{CC}	Power Supply Operating	2.3	3.6	V	
V_{IN}	Input Voltage	0	3.6	V	
V_{OUT}	Output Voltage	0	3.6	V	
t_r, t_f	Input Rise and Fall Time	Switch Control Input	0	4.0	ns/V
		Switch I/O	0	DC	ns/V
T_A	Free Air Operating Temperature	-40	85	°C	

Note:

- Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Not all conditions may appear on all switch types.

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C			Units
				Min.	Typ.	Max.	
V _{IK}	Clamp Diode Voltage	I _{IN} = -18mA	3.0			-1.2	V
V _{IH}	HIGH Level Control Input Voltage		2.3-2.7	1.7			V
			2.7-3.6	2.0			
V _{IL}	LOW Level Control Input Voltage		2.3-2.7			0.7	V
			2.7-3.6			0.8	
I _L	Input Leakage Current	Force V _I = 3.6V, I _{OUT} = 0.0A	2.3			10.0	μA
		Force V _I = 3.6V	0.0			10.0	
		0 ≤ V _{IN} ≤ 3.6V	3.6			1.0	
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0A	3.6			10.0	μA
ΔI _{CC}	Increase in I _{CC} per Input	One Input at 3V Other Inputs at V _{CC} or GND	3.6			300.0	μA
I _{OZ}	Off-State Leakage	0.0 ≤ A, B ≤ 3.6V	3.6	-1.0		1.0	μA
R _{ON}	Switch On Resistance	I _{IN} = 64mA, V _I = 0.0V	3.0		5.0	7.0	Ω
		I _{IN} = 30mA, V _I = 0.0V	3.0		5.0	7.0	
		I _{IN} = 15mA, V _I = 2.4V	3.0		10.0	15.0	
		I _{IN} = 15mA, V _I = 3.0V	2.3			20.0	
		I _{IN} = 64mA, V _I = 0.0V	2.3		5.0	8.0	
		I _{IN} = 30mA, V _I = 0.0V	2.3		5.0	8.0	
		I _{IN} = 15mA, V _I = 1.7V	2.3		10.0	15.0	
		I _{IN} = 15mA, V _I = 2.0V	2.3			20.0	

AC Electrical Characteristics

Symbol	Parameter	T _A = -40°C to +85°C		T _A = 40°C to +85°C		Units
		C _L = 30pF, R _L = 500Ω		C _L = 50pF, R _L = 500Ω		
		V _{CC} = 2.5V ± 0.20V		V _{CC} = 3.3V ± 0.30V		
		Min.	Max.	Min.	Max.	
t _{PHL} , t _{PLH}	Propagation Delay ⁽³⁾		0.15		0.25	ns
t _{PHZ} , t _{PLZ}	Enable Time	0.5	4.7	1.0	7.0	ns
t _{PZH} , t _{PZL}	Disable Time	0.5	5.1	1.0	5.5	ns

Note:

- This parameter is guaranteed by design, but is not production tested. The bus switch contributes no propagation delay other than the RC delay of the typical on resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).


Capacitance

$T_A = +25^\circ\text{C}$, $f = 1\text{MHz}$, unless otherwise noted.

Symbols	Parameter	Conditions	Min.	Typ.	Max.	Units
C_{IN}	Control Pin Input Capacitance	$V_{CC} = 3.3\text{V}$		4.5		pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC}, \overline{OE} = 3.3\text{V}$		18.0		pF

Capacitance is characterized, but not production tested.

AC Loading Waveforms



Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500\text{ns}$

TEST	SWITCH
t_{PD}	Open
t_{PLZ}/t_{PZL}	V_{IN}
t_{PHZ}/t_{PZH}	GND

Figure 4. AC Test Circuit





Figure 5. AC Waveforms

Symbol	V_{CC}	
	$3.3\text{V} \pm 0.3\text{V}$	$2.5\text{V} \pm 0.2\text{V}$
V_{MI}	1.5V	$V_{CC}/2$
V_{MO}	1.5V	$V_{CC}/2$
V_{MVO}	0.3V	0.15V
V_{IN}	6.0V	$2 \times V_{CC}$
V_{CCV}	3.0V	V_{CC}
t_r/t_f	2ns	2.5ns

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
- D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

Figure 6. 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

Physical Dimensions (Continued)

Dimensions are in millimeters (inches) unless otherwise noted.




Figure 7. 56-Lead Thin-Shrink Small Outline Package (TSSOP), JEDEC MO153, 6.1mm Wide



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [®]	HiSeCT [™]	Programmable Active Droop [™]	TinyLogic [®]
Around the board. Around the world. [™]	<i>i-Lo</i> [™]	QFET [®]	TINYOPTO [™]
ActiveArray [™]	ImpliedDisconnect [™]	QST [™]	TinyPower [™]
Bottomless [™]	IntelliMAX [™]	QT Optoelectronics [™]	TinyWire [™]
Build it Now [™]	ISOPLANAR [™]	Quiet Series [™]	TruTranslation [™]
CoolFET [™]	MICROCOUPLER [™]	RapidConfigure [™]	μSerDes [™]
CROSSVOLT [™]	MicroPak [™]	RapidConnect [™]	UHC [®]
CTL [™]	MICROWIRE [™]	ScalarPump [™]	UniFET [™]
Current Transfer Logic [™]	MSX [™]	SMART START [™]	VCX [™]
DOME [™]	MSXPro [™]	SPM [®]	Wire [™]
E ² CMOS [™]	OCX [™]	STEALTH [™]	
EcoSPARK [®]	OCXPro [™]	SuperFET [™]	
EnSigna [™]	OPTOLOGIC [®]	SuperSOT [™] -3	
FACT Quiet Series [™]	OPTOPLANAR [®]	SuperSOT [™] -6	
FACT [®]	PACMAN [™]	SuperSOT [™] -8	
FAST [®]	POP [™]	SyncFET [™]	
FAST ^r [™]	Power220 [®]	TCM [™]	
FPS [™]	Power247 [®]	The Power Franchise [®]	
FRFET [®]	PowerEdge [™]	 ™	
GlobalOptoisolator [™]	PowerSaver [™]	TinyBoost [™]	
GTO [™]	PowerTrench [®]	TinyBuck [™]	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I24