

HT46R46-H Cost-Effective A/D Type 8-Bit OTP MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- Application Note
- HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
- HA0009E HT48 & HT46 MCU I/O Port Application Rolling LED Light Display
- HA0049E Read and Write Control of the HT1380
- HA0052E Microcontroller Application Battery Charger
- HA0083E Li Battery Charger Demo Board Using the HT46R46

Features

- Operating voltage: f_{SYS}=4MHz: V_{LVR}~5.5V with LVR enabled f_{SYS}=8MHz: 3.3V~5.5V with LVR disabled
- 13 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1024×14 program memory
- 64×8 data memory RAM
- Supports PFD for sound generation
- HALT function and wake-up feature reduce power consumption

- Up to $0.5\mu s$ instruction cycle with 8MHz system clock at $V_{DD}{=}5V$
- 4-level subroutine nesting
- 4 channels 8-bit resolution A/D converter
- 1 channel 8-bit PWM output shared with an I/O line
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- · All instructions in one or two machine cycles
- Low voltage reset function
- 18-pin DIP/SOP package

General Description


The HT46R46-H are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D applications that interface directly to analog signals, such as those from sensors.

The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, multi-channel A/D Converter, Pulse Width Modulation function, HALT and wake-up functions, enhance the versatility of these devices to suit a wide range of A/D application possibilities such as sensor signal processing, motor driving, industrial control, consumer products, subsystem controllers, etc.


The higher operating voltage range and higher operating temperature range of -40° C to $+125^{\circ}$ C for the HT46R46-H make this series suitable for automotive applications as well.



Block Diagram



Pin Assignment





Pin Description

Pin Name	I/O	Options	Description
PA0~PA2 PA3/PFD PA4/TMR PA5/INT PA6, PA7	I/O	Pull-high Wake-up PA3 or PFD	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option). The PFD, TMR and INT are pin-shared with PA3, PA4 and PA5, respectively.
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
PD0/PWM	I/O	Pull-high PD0 or PWM	Bidirectional I/O line. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high options: bit option). The PWM output function is pin-shared with PD0 (dependent on PWM options).
RES	I		Schmitt trigger reset input. Active low.
VDD		_	Positive power supply
VSS	_		Negative power supply, ground.
OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or a Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 125°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

	Devementer		Test Conditions		-		11				
Symbol	Parameter	V _{DD} Conditions		Min.	Тур.	Max.	Unit				
					•		f _{SYS} =4MHz, LVR enabled	V _{LVR}		5.5	V
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz, LVR disabled	3.3		5.5	V				
I _{DD1}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =4MHz ADC disabled		2	4	mA				
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz ADC disabled		2.5	4	mA				
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz ADC disabled		4	8	mA				
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT	_	_	10	μA				
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_	_	2	μA				
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT		_	0	_	0.3V _{DD}	V				
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V _{DD}	_	V _{DD}	V				
V _{IL2}	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V				
V _{IH2}	Input High Voltage (RES)	_		$0.9V_{DD}$		V _{DD}	V				
V _{LVR}	Low Voltage Reset	_		3.4	3.8	4.2	V				
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA				
I _{OH}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA				
R _{PH}	Pull-high Resistance	5V	_	10	30	50	kΩ				
V _{AD}	A/D Input Voltage			0		V _{DD}	V				
E _{AD}	A/D Conversion Error	_	_	_	±0.5	±1	LSB				
I _{ADC}	Additional Power Consumption if A/D Converter is Used	5V	_		1.5	3	mA				



.	Demonster		Test Conditions	Min	_		11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
V			f _{SYS} =4MHz, LVR enabled	V _{LVR}		5.5	V
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz, LVR disabled	3.3		5.5	V
I _{DD1}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =4MHz ADC disabled	_	2.5	4	mA
I _{DD2}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz ADC disabled	_	4	8	mA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT	_		40	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_		30	μA
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT	_		0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0		0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_	_	$0.9V_{DD}$		V _{DD}	V
V_{LVR}	Low Voltage Reset	_	_	2.4	2.7	2.9	V
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	7.5	15		mA
I _{OH}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10		mA
R _{PH}	Pull-high Resistance of I/O Ports	5V	_	15	40	60	kΩ
V _{AD}	A/D Input Voltage		_	0		V _{DD}	V
E _{AD}	A/D Conversion Error	_	_	_	±1	±2	LSB
I _{ADC}	Additional Power Consumption if A/D Converter is Used	5V		_	1.5	3	mA

Ta=125°C



Ta=25°C

A.C. Characteristics

	_		Test Conditions		_			
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
£	Custom Clask		V _{LVR} ~5.5V, LVR enabled	400	_	4000	kHz	
f _{SYS}	System Clock	_	3.3V~5.5V, LVR disabled	400	_	8000	kHz	
£			V_{LVR} ~5.5V, LVR enabled	0	_	4000	kHz	
f _{TIMER}	IER Timer I/P Frequency (TMR)		3.3V~5.5V, LVR disabled	0	_	8000	kHz	
t _{WDTOSC}	Watchdog Oscillator Period	5V		32	65	130	μs	
t _{WDT1}	Watchdog Time-out Period (RC)	_	_	2 ¹⁵	_	2 ¹⁶	t _{WDTOS} C	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	_	2 ¹⁷		2 ¹⁸	t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1			μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024		*t _{SYS}	
t _{INT}	Interrupt Pulse Width	_		1	_		μs	
t _{AD}	A/D Clock Period	_		0.5	_		μs	
t _{ADC}	A/D Conversion Time	_		_	64	_	t _{AD}	
t _{ADCS}	A/D Sampling Time	_			32		t _{AD}	

Note: *t_{SYS}=1/f_{SYS}

Ta=125°C

0			Test Conditions		_		11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
£			V _{LVR} ~5.5V, LVR enabled	400	_	4000	kHz
f _{SYS}	System Clock	-	3.3V~5.5V, LVR disabled	400	_	8000	kHz
£	Timer I/P Frequency (TMR)		V _{LVR} ~5.5V, LVR enabled	0	_	4000	kHz
f _{TIMER}			3.3V~5.5V, LVR disabled	0		8000	kHz
t _{WDTOSC}	Watchdog Oscillator Period	5V		60	120	240	μs
t _{RES}	External Reset Low Pulse Width			1	_	_	μs
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024		*t _{SYS}
t _{INT}	Interrupt Pulse Width	_		1			μs
t _{AD}	A/D Clock Period	_		1	_	_	μs
t _{ADC}	A/D Conversion Time	_			64	_	t _{AD}
t _{ADCS}	A/D Sampling Time	_			32		t _{AD}

Note: *t_{SYS}=1/f_{SYS}



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mada	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
A/D Converter Interrupt	0	0	0	0	0	0	1	1	0	0
Skip	Program Counter+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into $1K \times 14$ bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

• Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

• Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Location 00CH

This area is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt

000H Device Initialization Program 004H External Interrupt Subroutine 00⁸H Timer/Event Counter Interrupt Subroutine 00CH A/D Converter Interrupt Subroutine Program Memory n00H Look-up Table (256 words) nEEH 300H Look-up Table (256 words) 3FFH 14 bits Note: n ranges from 0 to 3

Program Memory

Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and are neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

Table Location										
Instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location


Note: *9~*0: Table location bits @7~@0: Table pointer bits P9~P8: Current program counter bits



If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

Data Memory - RAM

The data memory is designed with 84×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.



The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), PWM data register (PWM;1AH), the A/D result register (ADR;21H), the A/D control register (ADCR;22H), the A/D clock setting register (ACSR;23H), I/O registers (PA;12H, PB;14H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.



Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt, internal timer/event counter interrupt and A/D converter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF;bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter interrupt is initialized by setting the A/D converter request flag (ADF; bit 6 of INTC), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location 0CH will occur. The related interrupt request flag (ADF) will be reset and the EMI bit cleared to disable further interrupts.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function			
0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)			
1	EEI	Controls the external interrupt (1=enabled; 0=disabled)			
2	ETI	ontrols the Timer/Event Counter interrupt (1=enabled; 0=disabled)			
3	EADI	Controls the A/D converter interrupt (1=enabled; 0=disabled)			
4	EIF	External interrupt request flag (1=active; 0=inactive)			
5	TF	Internal Timer/Event Counter request flag (1=active; 0=inactive)			
6	ADF	A/D converter request flag (1=active; 0=inactive)			
7		For test mode used only. Must be written as "0"; otherwise may result in unpredictable operation.			

INTC (0BH) Register

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, RET or RETI may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H
A/D Converter Interrupt	3	0CH

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), A/D converter request flag (ADF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI), enable A/D converter interrupt bit (EADI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI, EADI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF, ADF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the CALL subroutine within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are two oscillator circuits in the microcontroller.



System Oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by the options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from $30k\Omega$ to $750k\Omega$. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (If the oscillating frequency is less than 1MHz).



The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 65μ s at 5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer – WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by an option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal oscillator (RC oscillator with a period of $65\mu s$ at 5V normally) is selected, it is divided by $32768 \sim 65536$ to get the time-out period of approximately 2.1s~4.3s. This time-out period may vary with temperatures, VDD and process variations. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of WDT, three methods are adopted; external reset (a low level to RES), software instruction and a HALT instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the options - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLR WDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLR WDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT


The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.





Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the program counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" means "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack




Reset Timing Chart



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to

avoid noise interference.



Reset Configuration



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Times-out (HALT)*
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
Program Counter	000H	000H	000H	000H	000H
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111	1111	1111	1111	uuuu
PBC	1111	1111	1111	1111	uuuu
PD	1	1	1	1	u
PDC	1	1	1	1	u
PWM	XXXX XXXX	xxxx xxxx	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	սսսս սսսս
ACSR	100	100	100	100	uuu

The registers' states are summarized in the following table.

Note: "*" stands for warm reset "u" stands for unchanged

"x" stands for unknown



Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock.

Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are 2 registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the f_{INT} clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the f_{INT} .


In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

Bit No.	Label	Function
0 1 2	PSC0 PSC1 PSC2	$ \begin{array}{l} \text{Defines the prescaler stages, PSC2, PSC1, PSC0=} \\ 000: \ f_{INT}=f_{SYS} \\ 001: \ f_{INT}=f_{SYS}/2 \\ 010: \ f_{INT}=f_{SYS}/4 \\ 011: \ f_{INT}=f_{SYS}/8 \\ 100: \ f_{INT}=f_{SYS}/16 \\ 101: \ f_{INT}=f_{SYS}/32 \\ 110: \ f_{INT}=f_{SYS}/64 \\ 111: \ f_{INT}=f_{SYS}/128 \\ \end{array} $
3	TE	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM1,TM0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM1,TM0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	TON	Enable or disable the timer counting (0=disable; 1=enable)
5	_	Unused bits, read as "0"
6 7	TM0 TM1	Defines the operating mode (TM1, TM0)= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register





Timer/Event Counter

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.


The bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal.

Input/Output Ports

There are 13 bidirectional input/output lines in the microcontroller, labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H]

respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.



For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 4-bit of port B and 7 bits of port D are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

Each I/O line has a pull-high option. Once the pull-high option is selected, the I/O line has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O line operating in input mode will cause a floating state.

The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by the timer/event counter overflow signal. The input mode always remaining its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing "0" will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.

I/O	l/P	O/P	l/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical	Logical	Logical	PFD
	Input	Output	Input	(Timer on)

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2.

The PA5 and PA4 are pin-shared with $\overline{\rm INT}$ and TMR pins respectively.

The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0. If the PWM function is enabled, the PWM signal will appear on PD0 (if PD0 is operating in output mode). Writing "1" to PD0 data register

will enable the PWM output function and writing "0" will force the PD0 to remain at "0". The I/O functions of PD0 are as shown.

I/O	l/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0	Logical Input	Logical Output	Logical Input	PWM

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

PWM

The microcontroller provides 1 channel (6+2) bits PWM output shared with PD0. The PWM channel has its data register denoted as PWM (1AH). The frequency source of the PWM counter comes from f_{SYS} . The PWM register is an eight bits register. The waveforms of PWM output are as shown. Once the PD0 is selected as the PWM output and the output function of PD0 is enabled (PDC.0="0"), writing 1 to PD0 data register will enable the PWM output function and writing "0" will force the PD0 to stay at "0".

A PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

The group 2 is denoted by AC which is the value of PWM.1~PWM.0.


In a PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
(i=0~3)	i≥AC	DC 64

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

PWM Modulation Frequency	PWM Cycle Frequency	PWM Cycle Duty	
f _{SYS} /64	f _{SYS} /256	[PWM]/256	







A/D Converter

The 4 channels and 8-bit resolution A/D converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 3 special registers which are; ADR (21H), ADCR (22H) and ACSR (23H). The ADR is an A/D result register that is read-only. After the A/D conversion is completed, the ADR should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a raising edge and a falling edge $(0\rightarrow 1\rightarrow 0)$. At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of four channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled, and the

A/D converter circuit is power on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of A/D converter. Give START bit a raising edge and falling edge that means the A/D conversion has started. In order to ensure the A/D conversion is completed, the START should stay at "0" until the EOCB is cleared to "0" (end of A/D conversion).

Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Important Note for A/D initialization:

Special care must be taken to initialize the A/D converter each time the Port B A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialization is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port B channel selection bits being modified. Note that if the Port B channel selection bits are all cleared to zero then an A/D initialization is not required.

Registe	r Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADR	D7	D6	D5	D4	D3	D2	D1	D0

Note: D0~D7 is A/D conversion result data bit LSB~MSB.

ADR (21H) Register



Bit No.	Label	Function
0 1 2	ACS0 ACS1 ACS2	ACS2, ACS1, ACS0: Select A/D channel 0, 0, 0: AN0 0, 0, 1: AN1 0, 1, 0: AN2 0, 1, 1: AN3 1, X, X: undefined, cannot be used
3 4 5	PCR0 PCR1 PCR2	PCR2, PCR1, PCR0: PB3~PB0 configurations 0, 0, 0: PB3 PB2 PB1 PB0 (The ADC circuit is power off to reduce power consumption.) 0, 0, 1: PB3 PB2 PB1 AN0 0, 1, 0: PB3 PB2 AN1 AN0 0, 1, 1: PB3 AN2 AN1 AN0 1, x, x: AN3 AN2 AN1 AN0
6	EOCB	Indicates end of A/D conversion. (0 = end of A/D conversion) Each time bits 3~5 change state the A/D should be initialized by issuing a START signal, other- wise the EOCB flag may have an undefined condition. See "Important note for A/D initialization".
7	START	Starts the A/D conversion. $(0\rightarrow 1\rightarrow 0=$ start; $0\rightarrow 1=$ Reset A/D converter and set EOCB to "1")

ADCR (22H) Register

Bit No.	Label	Function	
0 1	ADCS0 ADCS1	Select the A/D converter clock source. 0, 0: f _{SYS} /2 0, 1: f _{SYS} /8 1, 0: f _{SYS} /32 1, 1: Undefined	
2~6	_	Unused bit, read as "0".	
7	TEST	For internal test only.	

ACSR (23H) Register

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.


Example: using EOCB Polling Method to detect end of conversion.

clr	EADI	; disable ADC interrupt
mov	a,00000001B	
mov	ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov	ADCR,a	; and select AN0 to be connected to the A/D converter
	:	
	:	; As the Port B channel bits have changed the following START
		; signal (0-1-0) must be issued within 10 instruction cycles
	:	
Start_con	version:	
clr	START	
set	START	; reset A/D
clr	START	; start A/D



Polling_E	0C [.]	
sz	EOCB	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
mov	a,ADR	; read conversion result value from the ADR register
mov	adr_buffer,a	; save result to user defined memory
	:	
	:	
jmp	start_conversion	; start next A/D conversion
Example:	using interrupt method to	o detect end of conversion.
clr	EADI	; disable ADC interrupt
mov	a,00000001B	
mov	ACSR,a	; setup the ACSR register to select f_{SYS} /8 as the A/D clock
		,
mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov	ADCR,a	; and select AN0 to be connected to the A/D converter
	:	
		; As the Port B channel bits have changed the following START
		; signal (0-1-0) must be issued within 10 instruction cycles
	:	
Start_con	version:	
clr	START	
set	START	; reset A/D
clr	START	; start A/D
clr	ADF	; clear ADC interrupt request flag
set	EADI	; enable ADC interrupt
set	EMI	; enable global interrupt
	:	
	:	
	:	
	errupt service routine	
ADC_ISF		· cover ACC to user defined memory
mov	acc_stack,a	; save ACC to user defined memory
mov	a,STATUS	· cove STATUS to user defined memory
mov	status_stack,a	; save STATUS to user defined memory
mov	a.ADR	; read conversion result value from the ADR register
mov	adr_buffer,a	; save result to user defined register
clr	START	,
set	START	; reset A/D
clr	START	; start A/D
	:	,
EXIT_IN1	ISR:	
mov	a,status stack	
mov	STATUS,a	; restore STATUS from user defined memory
mov	a,acc_stack	; restore ACC from user defined memory
reti		





A/D Conversion Timing


Low Voltage Reset - LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~3.3V, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since the low voltage has to maintain in its original state and exceed 1ms, therefore 1ms delay enter the reset mode.




Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

No.	Options
1	WDT clock source: WDTOSC or T1 (f _{SYS} /4)
2	WDT function: enable or disable
3	CLRWDT instruction(s): one or two clear WDT instruction(s)
4	System oscillator: RC or crystal
5	Pull-high resistors (PA, PB, PD): none or pull-high
6	PWM enable or disable
7	PA0~PA7 wake-up: enable or disable
8	PFD enable or disable
9	Low voltage reset selection: enable or disable LVR function.

Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
The function of the resistor R1 is to en	sure that the oscillator will switch o	off should low voltage conditions occur

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high. "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	-		
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D			2
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): ⁽¹⁾ and ⁽²⁾
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

	Add data		and commenter	the easy	mulatar		
ADC A,[m] Description		-	ind carry to			ulator c	
Description	The contents of the specified data memory, accumulator and the carry flag are adde multaneously, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$	\CC+[m]+(C				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark	\checkmark	\checkmark	
ADCM A,[m]	Add the a	accumulato	or and carr	y to data r	nemory		
Description			specified on specified of specified of the resu				
Operation	$[m] \leftarrow AC$	C+[m]+C					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
ADD A,[m]	Add data	memory to	o the accu	mulator			
Description			specified (orv and the	e accum	
Decemption		the accum	•			o accun	
Operation	$ACC \leftarrow A$	CC+[m]					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		—	\checkmark	\checkmark	\checkmark	\checkmark	
ADD A,x	Add imm	ediate data	a to the acc	cumulator			
Description	The conte		accumulat	or and the	specified	data are	
Operation	$ACC \leftarrow A$	ACC+x					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	1	\checkmark	
ADDM A,[m]	Add the a	accumulato	or to the da	ita memor	У		
Description		ents of the the data m	specified on emory.	data mem	ory and the	e accum	
Operation	$[m] \leftarrow AC$	C+[m]					
Operation	[iii] ← AC	· • []					
Affected flag(s)	[11] ← AC						
	TO	PDF	OV	Z	AC	С	



AND A,[m]	Logical A	ND accum	nulator with	i data mer	nory		
Description	Data in the accumulator and the specified data memory perform a bitwise logical_ANI eration. The result is stored in the accumulator.						
Operation	ACC ← /	ACC "AND	" [m]				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_	—		\checkmark	—	—	
AND A,x	Logical A	ND immed	diate data t	o the accu	umulator		
Description			ilator and th in the acci	•	ed data per	rform a bi	
Operation	$ACC \leftarrow A$	ACC "AND	" x				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	V	—	—	
ANDM A,[m]	Logical A	ND data n	nemory wit	h the accu	imulator		
Description		•	d data merr is stored in	•		ator perfo	
Operation	[m] ← A0	CC "AND"	[m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		\checkmark	_		
CALL addr	Subrouti	ne call					
Description	The instr	uction und	conditionall	y calls a s	ubroutine	located a	
	this onto	the stack.	crements of The indica at this add	ated addre			
Operation	Stack \leftarrow	Program (Counter+1				
	Program	Counter +	– addr				
Affected flag(s)	то		01/	7	40		
	ТО	PDF	OV	Z	AC	C	
CLR [m]	Clear da	ta memory					
Description	The cont	ents of the	specified of	data mem	ory are cle	ared to 0.	
Operation							
	$[m] \leftarrow 00$)H					
Affected flag(s)	[m] ← 00)H					
Affected flag(s)	[m] ← 00	PDF	OV	Z	AC	С	



CLR [m].i	Clear bit	of data me	mory			
Description	The bit i d	of the spec	ified data r	nemory is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—	—	_	
CLR WDT	Clear Wa	tchdog Tim	ner			
Description	The WDT cleared.	is cleared	(clears the	WDT). Th	ie power d	own bit (F
Operation	WDT $\leftarrow 0$ PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0	—	_		
CLR WDT1	Preclear	Watchdog	Timer			
Description Operation	of this ins		hout the ot	her precle	ar instructi	on just se
Affected flag(s)	PDF and	10 ← 0				
Allected liag(3)	ТО	PDF	OV	Z	AC	С
	0*	0*	_	_		_
CLR WDT2	Preclear	Watchdog	Timer			
Description	of this ins	with CLR V struction wi instruction	thout the o	other precl	ear instru	ction, sets
Operation	WDT \leftarrow (PDF and					
Affected flag(s)						
	TO	PDF	OV	Z	AC	С
						C
	0*	0*	—	—		
CPL [m]		0* nent data m	 nemory			
CPL [m] Description	Complem Each bit		ified data	•	s logically	
	Complem Each bit	nent data m of the spec eviously con	ified data	•	s logically	
Description	Complem Each bit which pre	nent data m of the spec eviously con	ified data	•	s logically	
Description Operation	Complem Each bit which pre	nent data m of the spec eviously con	ified data	•	s logically	



CPLA [m]	Complem	ent data m	nemory and	d place re	sult in the	accumulat	or
Description	which pre	viously cor	ntained a 1	are chang	ged to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	$ACC \leftarrow [$	m]					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_			—	—	
DAA [m]	Decimal-	Adjust accu	umulator fo	or addition			
Description	lator is di carry (AC justment carry (AC	vided into 1 1) will be d s done by or C) is se	two nibbles one if the lo adding 6 to	s. Each nil ow nibble o o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to th imulator is the origina emains unc	Decimal) code. The accumu- le BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ed.
Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	8~[m].0 ← 0 ACC.4+A0 7~[m].4 ←	or AC=1 (ACC.3~A (ACC.3~A) C1 >9 or C ACC.7~AC ACC.7~AC	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)					-		
	то	PDF	OV	Z	AC	С	
		_	_				
	Deerema	at data ma					
DEC [m]		nt data me	-	nonvia da	oromontod	lby 1	
Description Operation			d data men		cremented	i by i.	
	[m] → [m]	-1					
Affected flag(s)	то	PDF	OV	Z	AC	С	
				v			
DECA [m]	Decreme	nt data me	mory and	place resu	lt in the ad	ccumulator	r
Description			data mem the data m				ng the result in the accumula-
Operation	ACC ← [I	n]–1					
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С	
			—	\checkmark		—	



HALT	Enter pow	er down r	node					
Description		ind registe	ers are reta	ined. The	WDT and	prescale	system clock. The are cleared. The p	
Operation	Program C PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1			
Affected flag(s)							7	
	ТО	PDF	OV	Z	AC	С	_	
	0	1	—					
INC [m]	Increment	data men	nory					
Description	Data in the	e specified	d data mer	nory is inc	remented	by 1		
Operation	[m] ← [m]·	+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С	7	
	_			\checkmark			1	
INCA [m]	Increment	data mer	nory and p	lace resul	t in the ac	cumulato	r	
Description	Data in the tor. The co						ing the result in the	accumula-
Description Operation		ontents of					ing the result in the	accumula-
	tor. The co	ontents of					ing the result in the	accumula-
Operation	tor. The co	ontents of					ing the result in the	accumula-
Operation	tor. The co ACC \leftarrow [m	ontents of n]+1	the data n	nemory re	main unch	anged.	ing the result in the	accumula-
Operation	tor. The co ACC \leftarrow [m	PDF	the data n	z	main unch	anged.	ing the result in the	accumula
Operation Affected flag(s)	tor. The co ACC ← [m TO Directly ju	ntents of n]+1 PDF mp am counte	OV OV	$\frac{Z}{}$	AC	C	address uncondit	
Operation Affected flag(s) JMP addr	tor. The co ACC ← [m TO Directly jun The progra	PDF PDF mp am counter bassed to	OV OV er are repla	$\frac{Z}{}$	AC	C		
Operation Affected flag(s) JMP addr Description	tor. The co ACC ← [m TO Directly ju The progra control is p	PDF PDF mp am counter bassed to	OV OV er are repla	$\frac{Z}{}$	AC	C		
Operation Affected flag(s) JMP addr Description Operation	tor. The co ACC ← [m TO Directly ju The progra control is p	PDF PDF mp am counter bassed to	OV OV er are repla	$\frac{Z}{}$	AC	C		
Operation Affected flag(s) JMP addr Description Operation	tor. The co ACC ← [m TO Directly jun The progra control is p Program C	PDF PDF mp am counter passed to Counter ←	OV OV er are repla this destin -addr	$\frac{Z}{}$	AC — he directly	C C -specified		
Operation Affected flag(s) JMP addr Description Operation	tor. The co ACC ← [m TO Directly jun The progra control is p Program C	PDF PDF mp am counter counter ← PDF 	OV OV er are repla this destin -addr OV	Z √ ced with t ation. Z 	AC — he directly	C C -specified		
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The co ACC ← [m TO Directly jun The progra control is p Program C TO TO Move data	PDF PDF mp am counter counter ← PDF PDF a memory	OV OV er are repla this destin -addr OV to the acc	Z √ ced with t ation. Z umulator	AC AC AC AC AC	C -specified C 		
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The co ACC ← [m TO Directly jun The progra control is p Program C TO TO Move data	PDF PDF mp am counter coassed to Counter ← PDF a memory nts of the	OV OV er are repla this destin -addr OV to the acc	Z √ ced with t ation. Z umulator	AC AC AC AC AC	C -specified C 	address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The co ACC ← [m TO 	PDF PDF mp am counter coassed to Counter ← PDF a memory nts of the	OV OV er are repla this destin -addr OV to the acc	Z √ ced with t ation. Z umulator	AC AC AC AC AC	C -specified C 	address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	tor. The co ACC ← [m TO 	PDF PDF mp am counter coassed to Counter ← PDF a memory nts of the	OV OV er are repla this destin -addr OV to the acc	Z √ ced with t ation. Z umulator	AC AC AC AC AC	C -specified C 	address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The control is program C	PDF PDF mp am counter bassed to Counter ← PDF mp a memory nts of the n]	oV OV er are repla this destin -addr OV to the acc specified o	Z √ ced with t ation. Z umulator data mem	AC AC AC AC AC	C -specified C C 	address uncondit	



MOV A,x	Move imm	ediate dat	a to the a	ccumulato	r	
Description	The 8-bit c	lata specit	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				—	_	
MOV [m],A	Move the a	accumulat	or to data	memory		
Description	The conter memories)		accumulate	or are copi	ied to the s	specified
Operation	[m] ←ACC	;				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		_	_	
NOP	No operati	on				
Description	No operati	on is perfo	ormed. Ex	ecution co	ntinues w	th the ne
Operation	Program C	counter \leftarrow	Program	Counter+1	l	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	_	—	
OR A,[m]	Logical OF	R accumul	ator with c	lata memo	ory	
Description	Data in the					emory (on
	form a bitv	ise logica	I_OR ope	ration. The	e result is	stored in
Operation	$ACC \leftarrow AC$	CC "OR" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
OR A,x	Logical OF	R immedia	te data to	the accum	nulator	
Description	Data in the				ed data pe	erform a b
	The result	is stored i	in the accu	umulator.		
Operation	$ACC \leftarrow AC$	CC "OR" >	(
Affected flag(s)		005	01/			
	то	PDF	OV	Z	AC	С
			_		—	
ORM A,[m]	Logical OF	R data me	mory with	the accum	nulator	
Description	Data in th bitwise log		• •			,
Operation	[m] ←ACC	_	•			
Affected flag(s)			-			
	ТО	PDF	OV	Z	AC	С
	_	_	_		_	_



RET	Return from	subroutine			
Description	The program	counter is resto	red from the	e stack. Tl	his is a 2-
Operation		unter ← Stack			
Affected flag(s)	- 3				
0()	ТО	PDF OV	Z	AC	С
	_		_	_	
RET A,x		blace immediate o			
Description	fied 8-bit imn	counter is restor nediate data.	ed from the	stack and	the accur
Operation	-	unter \leftarrow Stack			
	$ACC \leftarrow x$				
Affected flag(s)	то	PDF OV	Z	AC	С
	10		2	AC	C
	_				
RETI	Return from	interrupt			
Description		counter is restor			
Operation		is the enable ma	ister (globa	i) interrupi	t dit.
Operation	Program Col EMI ← 1	unter \leftarrow Stack			
Affected flag(s)					
0()	ТО	PDF OV	Z	AC	С
RL [m]	Rotate data	•			
Description		of the specified o			
Operation		m].i; [m].i:bit i of 1 7	the data me	emory (i=0)~6)
Affected flag(s)	[m].0 ← [m].7	I			
Allected llag(s)	то	PDF OV	Z	AC	С
					_
RLA [m]	Rotate data	memory left and	place resul	t in the ac	cumulator
Description		pecified data mer	•		
		t in the accumula			
Operation	ACC.(i+1) ← ACC.0 ← [m	· [m].i; [m].i:bit i o 1 7	f the data n	nemory (i=	=0~6)
Affected flag(s)	700.0 ← [III]	1. 1			
Aneoleu nag(s)	то	PDF OV	Z	AC	С
					_



RLC [m]	Rotate da	ta memor	y left throug	gh carry		
Description			specified d the origina		-	•
Operation	[m].(i+1)		ı].i:bit i of th	ne data mo	emory (i=0)~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—		—	V
RLCA [m]	Rotate lef	through	carry and p	lace resu	t in the ac	cumulat
Description	Data in the	e specified	l data mem	ory and th	e carry fla	g are rota
			ginal carry to out the con	-		
Operation			m].i:bit i of			
	ACC.0 ←]			/
	C ← [m].7	7				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
						\checkmark
RR [m]	Rotate da	ta memor	y right			
Description	The conte	nts of the	specified da	ata memo	ry are rota	ted 1 bit i
Operation			ı].i:bit i of th		-	
	[m].7 ← [r	, -	1			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—			
RRA [m]	 Rotate rig		ce result ir	the accu		
RRA [m]	0		ce result ir d data men			ight with
RRA [m] Description	Data in the	e specifie	ce result ir d data men the accumu	nory is rota	ated 1 bit	-
	Data in the the rotated ACC.(i) ←	e specified l result in t [m].(i+1)	d data men	nory is rota Ilator. The	ated 1 bit contents	of the dat
Description	Data in the the rotated	e specified l result in t [m].(i+1)	d data men the accumu	nory is rota Ilator. The	ated 1 bit contents	of the dat
Description	Data in the the rotated ACC.(i) ← ACC.7 ←	e specified I result in t [m].(i+1) [m].0	d data men the accumu ; [m].i:bit i c	nory is rota ilator. The of the data	ated 1 bit contents memory	of the dat (i=0~6)
Description	Data in the the rotated ACC.(i) ←	e specified l result in t [m].(i+1)	d data men the accumu	nory is rota Ilator. The	ated 1 bit contents	of the dat
Description	Data in the the rotated ACC.(i) ← ACC.7 ←	e specified I result in t [m].(i+1) [m].0	d data men the accumu ; [m].i:bit i c	nory is rota ilator. The of the data	ated 1 bit contents memory	of the dat (i=0~6)
Description	Data in the the rotated ACC.(i) ← ACC.7 ←	e specified I result in t [m].(i+1); [m].0 PDF	d data men the accumu ; [m].i:bit i c	nory is rota ilator. The of the data Z	ated 1 bit contents memory	of the dat (i=0~6)
Description Operation Affected flag(s)	Data in the the rotated ACC.(i) ← ACC.7 ← TO	e specified I result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i c OV	nory is rota Ilator. The of the data Z ugh carry	AC	(i=0~6) C
Description Operation Affected flag(s)	Data in the the rotated ACC.(i) ← ACC.7 ← TO	e specified I result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i c OV y right thro	nory is rota ilator. The of the data Z ugh carry data mem	AC	(i=0~6) C C he carry
Description Operation Affected flag(s)	Data in the the rotated ACC.(i) ← ACC.7 ← TO	e specified d result in t [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i c OV y right thro specified	anory is rota ilator. The of the data Z ugh carry data mem it; the orig	AC	(i=0~6) C C he carry flag is ro
Description Operation Affected flag(s) RRC [m] Description	Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow TO \frown \frown Rotate da The conterright. Bit 0 [m].i \leftarrow [m [m].7 \leftarrow C	e specified I result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i d OV y right thro specified the carry b	anory is rota ilator. The of the data Z ugh carry data mem it; the orig	AC	(i=0~6) C C he carry flag is ro
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the the rotated ACC.(i) ← ACC.7 ← TO	e specified I result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i d OV y right thro specified the carry b	anory is rota ilator. The of the data Z ugh carry data mem it; the orig	AC	(i=0~6) C C he carry flag is ro
Description Operation Affected flag(s) RRC [m] Description	Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow TO $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$	e specified d result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i o OV 	anory is rota ilator. The of the data Z data mem data mem it; the orig	AC AC AC AC AC AC AC AC AC	(i=0~6) C C he carry flag is ro
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow TO \frown \frown Rotate da The conterright. Bit 0 [m].i \leftarrow [m [m].7 \leftarrow C	e specified I result in f [m].(i+1); [m].0 PDF 	d data men the accumu [m].i:bit i d OV y right thro specified the carry b	anory is rota ilator. The of the data Z ugh carry data mem it; the orig	AC	(i=0~6) C C he carry flag is ro



RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumulato
Description	the carry l	e specified bit and the the accum	original ca	arry flag is	rotated into	o the bit 7 p
Operation	ACC.i ← ACC.7 ← C ← [m].0		m].i:bit i of	the data r	memory (i=	=0~6)
Affected flag(s)						
	то	PDF	OV	Z	AC	C
		—	—	—	—	
SBC A,[m]	Subtract of	data memo	ory and ca	rry from th	e accumul	ator
Description		ents of the om the acc	•		•	
Operation	$ACC \leftarrow A$	CC+[m]+C)			
Affected flag(s)						_
	то	PDF	OV	Z	AC	C
			\checkmark	\checkmark	V	V
SBCM A,[m]	Subtract of	data memo	ory and ca	rry from th	e accumul	ator
Description		ents of the om the acc	•		5	•
Operation	[m] ← AC	C+[m]+C				
Affected flag(s)						
	то	PDF	OV	Z	AC	C
		—	\checkmark	V	V	
SDZ [m]	Skip if de	crement da	ata memoi	ry is 0		
Description	instruction instruction	ents of the s n is skippe n executior cles). Othe	d. If the rea	sult is 0, th ded and a	e following dummy cy	g instructio cle is repla
Operation	Skip if ([m	n]–1)=0, [m	n] ← ([m]–	1)		
Affected flag(s)						
	то —	PDF	OV	Z 	AC	C
SDZA [m]	Decreme	nt data me	morv and	place resu	It in ACC.	skip if 0
Description	The conte instruction unchange execution	ents of the s n is skipped ed. If the read , is discard erwise pro	specified d d. The resu sult is 0, th led and a	ata memo ult is stored e following dummy cy	ry are decr d in the acc g instruction cle is repla	remented b cumulator b n, fetched aced to get
Operation		n]–1)=0, A0				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
					_	



SET [m]	Set data r	nemory					
Description	Each bit c	of the spec	cified data	memory is	set to 1.		
Operation	$[m] \leftarrow FF$	H					
Affected flag(s)							
3(1)	то	PDF	OV	Z	AC	С	
	_		_	_		_	
SET [m]. i	Set bit of	data mem					
Description			data men	norv is set	to 1		
Operation	[m].i ← 1	, opeomed		iory io oot	10 1.		
	luiì'i ← 1						
Affected flag(s)	то	PDF	OV	Z	AC	С]
				_			-
]
SIZ [m]	Skip if inc	rement da	ata memor	y is 0			
Description							by 1. If the result is 0, the fo
	0			0			ecution, is discarded and
	dummy cy the next ir		0	et the prop	er instruc	tion (2 cycl	les). Otherwise proceed wit
Operation			(1 oyold). n] \leftarrow ([m]+	1)			
	Skip II ([II	ıj∓ı)=0, [li	n] ← ([m]+	1)			
Affected flag(s)	то	PDF	OV	Z	AC	С]
	10	FDF	00	2	AC		-
]
SIZA [m]	Increment	t data mer	mory and p	lace resul	t in ACC,	skip if 0	
Description	The conte	ents of the	specified o	lata memo	ory are incr	remented b	by 1. If the result is 0, the nex
							ulator. The data memory re
		-			-		fetched during the current in
							replaced to get the proper uction (1 cycle).
Operation			, CC ← ([m]	-			
Affected flag(s)		ij: i) 0, /([•••)			
Ancolou hag(3)	то	PDF	OV	Z	AC	С]
]
SNZ [m].i	Skip if bit	i of the da	ita memor	y is not 0			
Description	lf bit i of th	e specifie	d data mer	nory is not	0, the nex	t instructio	n is skipped. If bit i of the dat
			-			-	current instruction execution
			lummy cyc he next ins	•	-	tne proper	instruction (2 cycles). Othe
Operation					- Syoic <i>j</i> .		
•	Skip if [m]	.1≠0					
Affected flag(s)	то	PDF	OV	Z	AC	С]
	10		00	2			
					—		J



DescriptionThe specified data memory is subtracted from the contents of the result in the accumulator.Operation $ACC \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{\ \ - \ - \ \sqrt{-1} \sqrt{-1} $
Affected flag(s) TO PDF OV Z AC C V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V
TOPDFOVZACC $ -$ SUBM A,[m]Subtract data memory from the accumulatorDescriptionThe specified data memory is subtracted from the contents of the result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) \overline{TO} PDFOVZACC $ $ $$ $$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the tor, leaving the result in the accumulator.OperationACC $\leftarrow ACC+\bar{x}+1$ Affected flag(s) \overline{TO} PDFOVZACC $ $ $$ $$ $$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data mereis) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data menory
SUBM A,[m]Subtract data memory from the accumulatorDescriptionThe specified data memory is subtracted from the contents of tresult in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) \overline{TO} PDF OV Z AC C $ $ $$ $$ $$ $$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the tor, leaving the result in the accumulator.Operation $ACC \leftarrow ACC + \overline{x} + 1$ Affected flag(s) \overline{TO} PDF OV Z AC SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memories) are interchanged.Operation $[m].3~[m].0 \leftrightarrow [m].7~[m].4$ Affected flag(s) \overline{TO} PDF OV Z AC C $ DescriptionThe low-order and high-order nibbles of the specified data memory ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)\overline{TO}PDFOVZACC DescriptionThe low-order and high-order nibbles of the specified data memoryDescriptionThe low-order and high-order nibbles of the specified data memory$
SUBM A,[m]Subtract data memory from the accumulatorDescriptionThe specified data memory is subtracted from the contents of result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) \overline{TO} PDF OV ZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the tor, leaving the result in the accumulator.OperationACC $\leftarrow ACC+\bar{x}+1$ Affected flag(s) \overline{TO} PDF OV ZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data merices) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDF OV ZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data merices) are interchanged.
DescriptionThe specified data memory is subtracted from the contents of result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) $\overline{DPF} OV Z AC C$ $- V V V V V V V V V V V V V V V V V V V$
result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) \overline{TO} PDFOVZACC $ $ $$ $$ $$ $$ SWAPA [m]SWAPA [m]Swap data memory and place result in the accumulatorDescriptionToPDFOVZACC $ $ $$ $$ $$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memoryDescriptionTOPDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulator
Affected flag(s) \overrightarrow{TO} PDFOVZACC $ $ $$ $$ $$ $$ $$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s) \overline{TO} PDFOVZACC $ $ $$ $$ $$ $$ SWAP [m]Swap nibbles within the data memorySwap nibbles of the specified data memoryDescription[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data memoryDescriptionToPDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data memory
TOPDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from the tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s)TOPDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memorySwap nibbles of the specified data memoryDescription[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TOPDFOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data memorySwap data memory and place result in the accumulator
Image: Subtract immediate data from the accumulatorDescriptionSubtract immediate data specified by the code is subtracted from to tor, leaving the result in the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)Image: Top PDF ov Z AC C u v v v vSWAP [m]Swap nibbles within the data memory DescriptionDescriptionImage: Top PDF ov Z AC C Image: Top PDF ov Z AC C u v v vImage: Top PDF ov Z AC C v v vSWAP [m]Swap nibbles within the data memory DescriptionDescriptionThe low-order and high-order nibbles of the specified data merices) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)Image: Top PDF ov Z AC C
SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s) \overline{TO} PDF OV Z AC C $$ $$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) \overline{TO} PDF OV Z AC C $$ $$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory
DescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)TO PDF OV Z AC CTO PDF OV Z AC CSWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation(m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TO PDF OV Z AC CTO PDF OV Z AC CDescriptionSwap data memory and place result in the accumulatorSWAPA [m]Swap data memory and place result in the specified data memory
DescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)TO PDF OV Z AC CTO PDF OV Z AC CSWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation(m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TO PDF OV Z AC CTO PDF OV Z AC COperationSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory
tor, leaving the result in the accumulator.Operation $ACC \leftarrow ACC + \bar{x} + 1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $
Affected flag(s) TO PDFOVZACC $ $ $$ $$ $$ $$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memory.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) TO PDFOVZACCTOPDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorSwap data memory and high-order nibbles of the specified data memory
TOPDFOVZACC $$ $$ $$ $$ $$ SWAP [m]Swap nibbles within the data memorySwap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TOPDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data memory
Image: Swap ImageImage: Markov method with the late method with the
SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TOPDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory
DescriptionThe low-order and high-order nibbles of the specified data markedOperation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\boxed{TO PDF OV Z AC C}{\boxed{-} - - - -}$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data marked
ries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)TOPDFOVZACCSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memory
Affected flag(s) TO PDF OV Z AC C
TO PDF OV Z AC C
SWAPA [m] Swap data memory and place result in the accumulator Description The low-order and high-order nibbles of the specified data memory
Description The low-order and high-order nibbles of the specified data me
Description The low-order and high-order nibbles of the specified data me
ing the result to the accumulator. The contents of the data m
Operation ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0
Affected flag(s)
TO PDF OV Z AC C



SZ [m]	Skip if dat	a memory	is 0				
Description	the currer	nt instructio	on executio	on, is disca	arded and	a dummy	ng instruction, fetched during / cycle is replaced to get the xt instruction (1 cycle).
Operation	Skip if [m]	=0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
	—	—	—	—		_	
SZA [m]	Move data	a memory	to ACC, sł	kip if 0			
Description	0, the follo and a dun	owing instr	uction, fet s replaced	ched durin I to get the	ig the curr	ent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed
Operation	Skip if [m]	=0					
Affected flag(s)]
	ТО	PDF	OV	Z	AC	С	
						_]
SZ [m].i	Skip if bit	i of the dat	a memory	is 0			
Description	instructior tion (2 cyc	n execution cles). Othe	, is discard	ded and a d	dummy cyc	cle is repla	on, fetched during the current aced to get the proper instruc- 1 cycle).
Operation	Skip if [m]	.i=0					
Affected flag(s)	то			7	4.0]
	ТО	PDF	OV	Z	AC	С	
TABRDC [m]	Move the	ROM code	e (current p	bage) to T	BLH and d	lata mem	ory
Description		-				•	able pointer (TBLP) is moved o TBLH directly.
Operation		M code (lo ROM code	• •	e)			
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	_
		—	—			_	
TABRDL [m]	Move the	ROM code	e (last pag	e) to TBLH	I and data	memory	
Description		yte of ROM nemory an					e pointer (TBLP) is moved to ctly.
Operation		M code (lo ROM code	• •	e)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
		—					




XOR A,[m]	Logical XC	OR accum	ulator with	data men	nory			
Description	Data in the sive_OR c						form a bitwise logical Exe or.	clu-
Operation	$ACC \leftarrow AC$	CC "XOR"	' [m]					
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
		—	—	\checkmark	—			
XORM A,[m]	Logical XC	OR data m	emory witl	n the accu	mulator			
Description				,			form a bitwise logical Exo The 0 flag is affected.	clu-
Operation	$[m] \leftarrow ACC$	C "XOR" [[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	—	_			_	—		
XOR A,x	Logical XC	DR immed	iate data te	o the accu	imulator			
Description	Data in the eration. Th			·	•		ise logical Exclusive_OR affected.	op-
Operation		ne result is	s stored in	·	•		• –	op-
·	eration. Th	ne result is	s stored in	·	•		• –	op-

 $\sqrt{}$



Package Information


18-pin DIP (300mil) Outline Dimensions



Cumbal	Dimensions in mil						
Symbol	Min.	Nom.	Max.				
А	895	—	915				
В	240	_	260				
С	125		135				
D	125	_	145				
E	16		20				
F	50	_	70				
G	_	100	_				
Н	295		315				
I	335		375				
α	0°	_	15°				



18-pin SOP (300mil) Outline Dimensions






Complete L		Dimensions in mil	
Symbol	Min.	Nom.	Max.
А	394	_	419
В	290	_	300
С	14	_	20
C′	447	_	460
D	92	_	104
E	_	50	
F	4	_	
G	32	_	38
Н	4	_	12
α	0°	_	10°



Product Tape and Reel Specifications

Reel Dimensions




SOP 18W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 18W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	16.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12.0±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.