ISL59448

## 500MHz Triple 2:1 Gain-of-2, Multiplexing Amplifier

The ISL59448 is a triple channel 2:1 multiplexer featuring integrated buffers with a fixed gain of 2, high slew-rate and excellent bandwidth for video switching. The device features a three-state output (HIZ), which allows the outputs of multiple devices to be tied together. A power-down mode ( $\overline{\mathrm{ENABLE}}$ ) is included to turn off un-needed circuitry in power sensitive applications. When the ENABLE pin is pulled high, the part enters a power-down mode and consumes just 14 mW . An additional feature is a latch enable function ( $\overline{\mathrm{LE}}$ ) that allows independent logic control using a common logic bus.

## Ordering Information

| PART NUMBER | PACKAGE |  <br> REEL | PKG. <br> DWG. \# |
| :--- | :---: | :---: | :---: |
| ISL59448IAZ <br> (See Note) | 24 Ld QSOP (Pb-free) | - | MDP0040 |
| ISL59448IAZ-T7 <br> (See Note) | 24 Ld QSOP (Pb-free) | $7 \prime \prime$ | MDP0040 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- 500 MHz bandwidth
- $\pm 1600 \mathrm{~V} / \mu$ s slew rate
- High impedance buffered inputs
- Internally set gain-of-2
- High speed three-state outputs (HIZ)
- Power-down mode ( $\overline{\text { ENABLE }})$
- Latch enable
- $\pm 5 \mathrm{~V}$ operation
- Supply current $11 \mathrm{~mA} /$ ch
- Pb-free plus anneal available (RoHS compliant)


## Applications

- HDTV/DTV analog inputs
- Video projectors
- Computer monitors
- Set-top boxes
- Security video
- Broadcast video equipment

TABLE 1. CHANNEL SELECT LOGIC TABLE ISL59448

| SO | $\overline{\text { ENABLE }}$ | HIZ | $\overline{\mathbf{L E}}$ | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | INO (A, B, C) |
| 1 | 0 | 0 | 0 | IN1 (A, B, C) |
| $X$ | 1 | $X$ | $X$ | Power-down |
| $X$ | 0 | 1 | $X$ | High Z |
| $X$ | 0 | 0 | 1 | Last S0 State <br> Preserved |



| Absolute Maximum Ratings ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: |
| Supply Voltage (V+ to V-). | 11V |
| Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . V- -0. | + +0.5V |
| Supply Turn-on Slew Rate | 1V/us |
| Digital \& Analog Input Current (Note 1) | 50 mA |
| Output Current (Continuous) | 50 mA |
| ESD Rating |  |
| Human Body Model (Per MIL-STD-883 Method 3015.7) | .2500V |
| Machine Model | . 300 V |

Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Power Dissipation
See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad V+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Vout $= \pm 2 \mathrm{~V}_{P-P} \& R_{L}=500 \Omega$ to $G N D, C_{L}=0 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
| $+_{\text {S }}$ Enabled | Enabled Supply Current | No load, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Enable Low | 27 | 31 | 35 | mA |
| -Is Enabled | Enabled Supply Current | No load, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Enable Low | -32 | -29 | -25 | mA |
| +IS Disabled | Disabled Supply Current | No load, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Enable High | 2.3 | 2.7 | 3.3 | mA |
| -Is Disabled | Disabled Supply Current | No load, $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Enable High | -0.1 |  | 0.1 | mA |
| V OUT | Positive and Negative Output Swing | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=500 \Omega$ | $\pm 3.1$ | $\pm 3.9$ |  | $\checkmark$ |
| lout | Output Current | $\mathrm{V}_{\mathrm{IN}}=0.825 \mathrm{~V} \mathrm{R}_{\mathrm{L}}=10 \Omega$ | $\pm 80$ |  | $\pm 180$ | mA |
| Vos | Output Offset Voltage |  | -40 | -25 | -10 | mV |
| lb | Input Bias Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -3 | -2 | -1 | $\mu \mathrm{A}$ |
| ROUT | HIZ Output Resistance | HIZ = Logic High | 700 | 900 | 1150 | $\Omega$ |
| ROUT | Enabled Output Resistance | HIZ $=$ Logic Low |  | 0.2 |  | $\Omega$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 1.75 \mathrm{~V}$ |  | 10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{A}_{C L}$ or $\mathrm{A}_{V}$ | Voltage Gain | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 1.94 | 1.98 | 2.035 | V/V |
| LOGIC |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (Logic Inputs) |  |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage (Logic Inputs) |  |  | 0.8 |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current (Logic Inputs) | $\mathrm{V}_{\mathrm{H}}=5 \mathrm{~V}$ | 200 | 258 | 319 | $\mu \mathrm{A}$ |
| IIL | Input Low Current (Logic Inputs) | $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| AC GENERAL |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | DC, PSRR V+ \& V- combined $V_{\text {OUT }}=0 \mathrm{dBm}$ | 52 | 72 |  | dB |
| Xtalk | Channel to Channel Crosstalk | $\begin{aligned} & \mathrm{f}=10 \mathrm{MHz}, \mathrm{ChX} \text {-Ch } \mathrm{Y} \text {-Talk } \\ & \mathrm{V}_{\mathrm{IN}}=1 \mathrm{Vp}-\mathrm{p} ; \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF} \end{aligned}$ |  | 88 |  | dB |
| Off - ISO | Off-state Isolation | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{Ch}-\mathrm{Ch}$ Off Isolation $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{Vp}-\mathrm{p} ; \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 72 |  | dB |
| dG | Differential Gain Error | NTC-7, $\mathrm{R}_{\mathrm{L}}=150, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 0.015 |  | \% |
| dP | Differential Phase Error | NTC-7, $\mathrm{R}_{\mathrm{L}}=150, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 0.015 |  | 。 |

Electrical Specifications $V+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$, Vout $= \pm 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \& R_{\mathrm{L}}=500 \Omega$ to $G N D, C_{L}=0 \mathrm{pF}$, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BW | Small Signal -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 570 |  | MHz |
|  | Large Signal -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 280 |  | MHz |
|  | Small Signal -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 510 |  | MHz |
|  | Large Signal -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 260 |  | MHz |
| FBW | 0.1dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 140 |  | MHz |
|  | 0.1dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 60 |  | MHz |
| SR | Slew Rate | $25 \%$ to $75 \%, R_{L}=150 \Omega$, Input Enabled, $C_{L}=1.1 \mathrm{pF}$ |  | 1600 |  | V/ $/ \mathrm{s}$ |
| TRANSIENT RESPONSE |  |  |  |  |  |  |
| tr, tf Large Signal | Large Signal Rise, Fall TImes, tr, tf, 10\%-90\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 1.2 |  | ns |
|  |  | $V_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 1.3 |  | ns |
| tr, tf, Small Signal | Small Signal Rise, Fall TImes, tr, tf, 10\% - $90 \%$ | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 0.7 |  | ns |
|  |  | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 0.85 |  | ns |
| ts 0.1\% | Settling TIme 0.1\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 5 |  | ns |
|  |  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 4.5 |  | ns |
| ts $1 \%$ | Settling TIme 1\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 2 |  | ns |
|  |  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp}-\mathrm{p} ; \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 2.5 |  | ns |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {GLITCH }}$ | Channel -to-Channel Switching Glitch | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 40 |  | $m V_{P-P}$ |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 250 |  | $m V_{\text {P-P }}$ |
|  | HIZ Switching Glitch | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \mathrm{C}_{\mathrm{L}}=1.1 \mathrm{pF}$ |  | 200 |  | $m V_{\text {P-P }}$ |
| ${ }^{\text {t }}$ SW-L-H | Channel Switching Time Low to High | 1.2 V logic threshold to $10 \%$ movement of analog output |  | 18 |  | ns |
| tsw-H-L | Channel Switching Time High to Low | 1.2 V logic threshold to $10 \%$ movement of analog output |  | 20 |  | ns |
| tpd | Propagation Delay | 10\% to 10\% |  | 0.9 |  | ns |
| $\mathrm{t}_{\mathrm{LH}}$ | Latch Enable Hold time | $\overline{\mathrm{LE}}=0$ |  | 10 |  | ns |

Typical Performance Curves $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.


FIGURE 1. SMALL SIGNAL GAIN vs FREQUENCY vs $C_{L}$ INTO $500 \Omega$ LOAD


FIGURE 3. GAIN vs FREQUENCY vs $R_{L}$


FIGURE 5. Z Zout vs FREQUENCY - ENABLED


FIGURE 2. LARGE SIGNAL GAIN vs FREQUENCY vs $C_{L}$ INTO 500 LOAD


FIGURE 4. 0.1 dB GAIN FLATNESS


FIGURE 6. Z ZUT vs FREQUENCY - HIZ

Typical Performance Curves $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 7. $Z_{I N}$ vs FREQUENCY



TIME (5ns/DIV)
FIGURE 11. SMALL SIGNAL TRANSIENT RESPONSE; $R_{L}=500 \Omega$


FIGURE 8. CROSSTALK AND OFF-ISOLATION


FIGURE 10. INPUT NOISE vs FREQUENCY


TIME (5ns/DIV)
FIGURE 12. SMALL SIGNAL TRANSIENT RESPONSE; $R_{L}=150 \Omega$

Typical Performance Curves $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


TIME (5ns/DIV)
FIGURE 13. LARGE SIGLNAL TRANSIENT RESPONSE; $R_{L}=500 \Omega$


FIGURE 15. POSITIVE PULSE OVERSHOOT vs $\mathrm{V}_{\text {OUT }}, \mathrm{C}_{\mathrm{L}}$; $\mathrm{R}_{\mathrm{L}}=500 \Omega$


FIGURE 17. NEGATIVE PULSE OVERSHOOT vs $\mathrm{V}_{\text {Out }}, \mathrm{C}_{\mathrm{L}}$; $R_{L}=500 \Omega$


FIGURE 14. LARGE SIGNAL TRANSIENT RESPONSE; $R_{L}=150 \Omega$


FIGURE 16. POSITIVE PULSE OVERSHOOT vs $\mathrm{V}_{\text {OUT }}, \mathrm{C}_{\mathrm{L}}$; $\mathrm{R}_{\mathrm{L}}=150 \Omega$


FIGURE 18. NEGATIVEPULSE OVERSHOOT vs $\mathrm{V}_{\text {OUT }}, \mathrm{C}_{\mathrm{L}}$; $R_{L}=150 \Omega$

Typical Performance Curves $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 19. CHANNEL TO CHANNEL SWITCHING GLITCH $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$


FIGURE 21. $\overline{\text { ENABLE }}$ SWITCHING GLITCH $V_{I N}=0 V$


FIGURE 23. HIZ SWITCHING GLITCH $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$


FIGURE 20. CHANNEL TO CHANNEL TRANSIENT RESPONSE
$\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}$



FIGURE 22. $\overline{\text { ENABLE }}$ TRANSIENT RESPONSE $V_{I N}=1 V$


FIGURE 24. HIZ TRANSIENT RESPONSE $V_{I N}=1 V$

Typical Performance Curves $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{RL}=500 \Omega$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Pin Descriptions

| $\begin{gathered} \text { ISL59448 } \\ \text { (24 LD QSOP) } \end{gathered}$ | PIN NAME | EQUIVALENT CIRCUIT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 8 | IN1A | Circuit 1 | Channel 1 input for output amplifier "A" |
| $4,7,9,13,15,24$ | NIC |  | Not Internally Connected; it is recommended these pins be tied to ground to minimize crosstalk. |
| 10 | IN1B | Circuit 1 | Channel 1 input for output amplifier "B" |
| 12 | IN1C | Circuit 1 | Channel 1 input for output amplifier "C" |
| 5 | GNDB | Circuit 4 | Ground pin for output amplifier "B" |
| 11 | GNDC | Circuit 4 | Ground pin for output amplifier "C" |
| 14 | S0 | Circuit 2 | Channel selection pin. LSB (binary logic code) |
| 17 | OUTC | Circuit 3 | Output of amplifier "C" |
| 18 | OUTB | Circuit 3 | Output of amplifier "B" |
| 16 | V- | Circuit 4 | Negative power supply |
| 20 | OUTA | Circuit 3 | Output of amplifier "A" |
| 19 | V+ | Circuit 4 | Positive power supply |
| 22 | $\overline{\text { ENABLE }}$ | Circuit 2 | Device enable (active low) w/Internal pull-down resistor. A logic High puts device into power-down mode with the only logic circuitry active. All logic states are preserved post power-down. This state is not recommended for logic control where more than one MUXamp share the same video output line. |
| 23 | $\overline{\mathrm{LE}}$ | Circuit 2 | Device latch enable on the ISL59424. A logic high on $\overline{\mathrm{LE}}$ will latch the last (S0, S1) logic state. HIZ and $\overline{\text { ENABLE }}$ functions are not latched with the $\overline{\text { LE }}$ pin. |
| 21 | HIZ | Circuit 2 | Output disable (active high) w/internal pull-down resistor. A logic high, puts the outputs in a high impedance state. Use this state to control logic when more than one MUX-amp share the same video output line. |
| 6 | INOC | Circuit 1 | Channel 0 for output amplifier "C" |
| 3 | IN0B | Circuit 1 | Channel 0 for output amplifier "B" |
| 1 | INOA | Circuit 1 | Channel 0 for output amplifier "A" |
| 2 | GNDA | Circuit 4 | Ground pin for output amplifier "A" |

## AC Test Circuits


${ }^{*} \mathrm{C}_{\mathrm{L}}$ Includes PCB trace capacitance
FIGURE 27A. TEST CIRCUIT WITH OPTIMAL OUTPUT LOAD


FIGURE 27B. INTER-STAGE APPLICATION CIRCUIT

${ }^{*} C_{L}$ Includes PCB trace capacitance
FIGURE 27C. $500 \Omega$ TEST CIRCUIT WITH $50 \Omega$ LOAD


FIGURE 27D. $150 \Omega$ TEST CIRCUIT WITH $50 \Omega$ LOAD


FIGURE 27E. BACKLOADED TEST CIRCUIT FOR $75 \Omega$ VIDEO CABLE APPLICATION

## AC Test Circuits

Figure 27C and 27D illustrate the optimum output load for testing AC performance at $500 \Omega$ and $150 \Omega$ loads. Figure 27 E illustrates the optimun output load for $50 \Omega$ and $75 \Omega$ cable-driving.

## Application Information

## General

Key features of the ISL59448 include a fixed gain of 2, buffered high impedance analog inputs and excellent AC performance at output loads down to $150 \Omega$ for video cabledriving. The current feedback output amplifiers are stable operating into capacitive loads.

For the best isolation and crosstalk rejection, all GND pins and NIC pins must connect to the GND plane.

## AC Design Considerations

High speed current-feed amplifiers are sensitive to capacitance at the inverting input and output terminals. The ISL59448 has an internally set gain of 2, so the inverting input is not accessible. Capacitance at the output terminal increases gain peaking (Figure 1) and pulse overshoot (Figures15 thru 18). The AC response of the ISL59448 is optimized for a total capacitance of 1.1 pF over the load range of $150 \Omega$ to $500 \Omega$.

PC board trace length should be kept to a minimum in order to minimize output capacitance and prevent the need for controlled impedance lines. At 500 MHz trace lengths approaching 1 " begin exhibiting transmission line behavior and may cause excessive ringing if controlled impedance traces are not used. Figure 27A shows the optimum interstage circuit when the total output trace length is less than the critical length of the highest signal frequency.

For applications where pulse response is critical and where inter-stage distances exceed $\mathrm{L}_{\text {CRIT }}$, the circuit shown in Figure 27B is recommended. Resistor $R_{S}$ constrains the capacitance seen by the amplifier output to the trace capacitance from the output pin to the resistor. Therefore, $\mathrm{R}_{\mathrm{S}}$ should be placed as close to the ISL59448 output pin as possible. For inter-stage distances much greater than $L_{C R I T}$, the back-loaded circuit shown in Figure 27E should be used with controlled impedance PCB lines, with $R_{S}$ and $R_{L}$ equal to the controlled impedance.

For applications where inter-stage distances are long, but pulse response is not critical, capacitor $\mathrm{C}_{\mathrm{S}}$ can be added to low values of $R_{S}$ to form a low-pass filter to dampen pulse overshoot. This approach avoids the need for the large gain correction required by the -6 dB attenuation of the backloaded controlled impedance interconnect. Load resistor RL is still required but can be $500 \Omega$ or greater, resulting in a much smaller attenuation factor.

## Control Signals

S0, S1, $\overline{\mathrm{ENABLE}}, \overline{\mathrm{LE}}, \mathrm{HIZ}$ - These are binary coded, TTL/CMOS compatible control inputs. The S0, S1 pins select the inputs. All three amplifiers are switched simultaneously from their respective inputs. The $\overline{\mathrm{ENABLE}}, \overline{\mathrm{LE}}, \mathrm{HIZ}$ pins are used to disable the part to save power, latch in the last logic state and three-state the output amplifiers, respectively. For
control signal rise and fall times less than 10 ns the use of termination resistors close to the part will minimize transients coupled to the output.

## Power-up Considerations

The ESD protection circuits use internal diodes from all pins the $\mathrm{V}+$ and V - supplies. In addition, a dV/dT- triggered clamp is connected between the $V+$ and $V$ - pins, as shown in the Equivalent Circuits 1 through 4 section of the Pin Description table. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of $1 \mathrm{~V} / \mu \mathrm{s}$. Damaging currents can flow for power supply rates-of-rise in excess of $1 \mathrm{~V} / \mu \mathrm{s}$, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the $\mathrm{V}+$ and V - pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from $V+$ to ground and $V$ - to ground (Figure 4) will shunt damaging currents away from the internal $\mathrm{V}+$ and V - ESD diodes in the event that the $\mathrm{V}+$ supply is applied to the device before the V - supply.

If positive voltages are applied to the logic or analog video input pins before $\mathrm{V}+$ is applied, current will flow through the internal ESD diodes to the $\mathrm{V}+$ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to $\mathrm{V}+$, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than $\mathrm{V}+$.

## HIZ State

An internal pull-down resistor ensures the device will be active with no connection to the HIZ pin. The HIZ state is established within approximately 15 ns (Figure 14) by placing a logic high ( $>2 \mathrm{~V}$ ) on the HIZ pin. If the HIZ state is selected, the output impedance is $\sim 1000 \Omega$ (Figure 6 ). The supply current during this state is same as the active state.

## $\overline{\text { ENABLE }}$ and Power-down States

The enable pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the $\overline{\text { ENABLE }}$ pin. The Power-down state is established within approximately 200ns (Figure 22), if a logic high ( $>2 \mathrm{~V}$ ) is placed on the ENABLE pin. In the power-down state, the output has no leakage but has a large variable capacitance (on the order of 15 pF ), and is capable of being back-driven. Under this condition, large incoming slew rates can cause fault currents of tens of mA. Therefore, the parallel connection of multiple outputs is not recommended unless the application can tolerate the limited powerdown output impedance.

## LE State

The ISL59448 is equipped with a Latch Enable pin. A logic high ( $>2 \mathrm{~V}$ ) on the $\overline{\mathrm{LE}}$ pin latches the last logic state. This logic state is preserved when cycling HIZ or ENABLE functions.

## Limiting the Output Current

No output short circuit current limit exists on these parts. All applications need to limit the output current to less than 50 mA . Adequate thermal heat sinking of the parts is also required.


## PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1 ns or less. High frequency performance may be degraded for traces greater than one inch, unless strip line are used.
- Match channel-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of 2 power supply de-coupling capacitors are recommended $(1000 \mathrm{pF}, 0.01 \mu \mathrm{~F})$ as close to the devices as possible - Avoid vias between the cap and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.
- The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.


## QSOP Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at [http://www.intersil.com/design/packages/index.asp](http://www.intersil.com/design/packages/index.asp)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

