# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## MITSUBISHI MICROCOMPUTERS 3886 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 3886 group is the 8 -bit microcomputer based on the 740 family core technology.
The 3886 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, D-A converters, system data bus interface function, watchdog timer, and comparator circuit.
The multi-master $\mathrm{I}^{2} \mathrm{C}$ bus interface can be added by option.

## FEATURES

<Microcomputer mode>

- Basic machine-language instructions ...................................... 71
- Minimum instruction execution time $0.4 \mu \mathrm{~s}$


## (at 10 MHz oscillation frequency)

- Memory size
ROM $\qquad$ 32K to 60K bytes RAM 1024 to 2048 bytes
- Programmable input/output ports 72
- Software pull-up resistors Built-in
- Interrupts ................................................ 21 sources, 16 vectors (Included key input interrupt)
- Timers $\qquad$
- Serial I/O1 8-bit $\times 1$ (UART or Clock-synchronized)
- Serial I/O2 $\qquad$ 8-bit $\times 1$ (Clock-synchronized)
- PWM output circuit 14 -bit $\times 2$
- Bus interface $\qquad$ 2 bytes
- ${ }^{2} \mathrm{C}$ bus interface (option) 1 channel
- A-D converter $\qquad$ 10 -bit $\times 8$ channels
- D-A converter $\qquad$ 8 -bit $\times 2$ channels
- Comparator circuit $\qquad$ 8 channels
- Watchdog timer 16 -bit $\times 1$
- Clock generating circuit $\qquad$ Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage In high-speed mode $\qquad$ 4.0 to 5.5 V (at 10 MHz oscillation frequency) In middle-speed mode $\qquad$ 2.7 to $5.5 \mathrm{~V}\left(^{*}\right)$ (at 10 MHz oscillation frequency) In low-speed mode $\qquad$ 2.7 to 5.5 V (*) (at 32 kHz oscillation frequency)
(*: 4.0 to 5.5 V for Flash memory version)


## - Power dissipation

In high-speed mode .40 mW
(at 10 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode $\qquad$ $60 \mu \mathrm{~W}$
(at 32 kHz oscillation frequency, at 3 V power source voltage)

- Memory expansion possible (only for M38867M8A/E8A)
- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$
<Flash memory mode>
- Supply voltage $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$
- Program/Erase voltage VPP $=11.7$ to 12.6 V
- Programming method ...................... Programming in unit of byte
- Erasing method

Batch erasing $\qquad$ Parallel/Serial I/O mode Block erasing $\qquad$ CPU reprogramming mode

- Program/Erase control by software command
- Number of times for programming/erasing 100
-Operating temperature range (at programming/erasing)
Normal temperature


## Notes

1. The flash memory version cannot be used for application embedded in the MCU card.
2. Power source voltage Vcc of the flash memory version is 4.0 to 5.5 V .

## APPLICATION

Household product, consumer electronics, communications, note book PC, etc.

## PIN CONFIGURATION (TOP VIEW)



Fig. 1 M38867M8A-XXXHP, M38867E8AHP pin configuration

PIN CONFIGURATION (TOP VIEW)


Fig. 2 M38867E8AFS pin configuration

## PIN CONFIGURATION (TOP VIEW)



Fig. 3 M38869MFA-XXXGP/HP, M38869FFAGP/HP pin configuration

FUNCTIONAL BLOCK


Fig. 4 Functional block diagram

## PIN DESCRIPTION

Table 1 Pin description (1)

| Pin | Name | Functions | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | -Apply voltage of $2.7 \mathrm{~V}-5.5 \mathrm{~V}$ to Vcc , and 0 V to Vss . <br> -In the flash memory version, apply voltage of $4.0 \mathrm{~V}-5.5 \mathrm{~V}$ to Vcc , and 0 V to Vss |  |
| CNVss | CNVss input | -This pin controls the operation mode of the chip. <br> -Normally connected to Vss. <br> -If this pin is connected to Vcc, the internal ROM is inhibited and an external memory is accessed. <br> - In the flash memory version, connected to Vss. <br> -In the EPROM version or the flash memory version, this pin functions as the VPP power source input pin. |  |
| Vref | Reference voltage | -Reference voltage input pin for A-D and D-A converters. |  |
| AVss | Analog power source | -Analog power source input pin for A-D and D-A converters. <br> - Connect to Vss. |  |
| RESET | Reset input | -Reset input pin for active "L". |  |
| XIN | Clock input | -Input and output pins for the clock generating circuit. <br> -Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. |  |
| Xout | Clock output | -When an external clock is used, connect the clock source to the XIn pin and leave the Xout pin open. |  |
| P00/P3REF | I/O port P0 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. | -Comparator reference power source input pin |
| P01-P07 | 1/O port Po | programmed as either input or output. <br> -When the external memory is used, these pins are used as the address bus. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure or N-channel open-drain output structure. |  |
| P10-P17 | I/O port P1 | -8-bit CMOS I/O port. <br> - $/ / \mathrm{O}$ direction register allows each pin to be individually programmed as either input or output. <br> -When the external memory is used, these pins are used as the address bus. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure or N-channel open-drain output structure. |  |
| P20-P27 | I/O port P2 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -When the external memory is used, these pins are used as the data bus. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -P24 to P27 (4 bits) are enabled to output large current for LED drive (only in single-chip mode). |  |
| $\begin{aligned} & \text { P30/PWMoo } \\ & \text { P31/PWM10 } \end{aligned}$ |  | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -When the external memory is used, these pins are used as the control bus. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -These pins function as key-on wake-up and comparator input. <br> -These pins are enabled to control pull-up. | - Key-on wake-up input pin <br> -Comparator input pin <br> -PWM output pin |
| P32-P37 | I/O |  | - Key-on wake-up input pin <br> -Comparator input pin |

Table 2 Pin description (2)

| Pin | Name | Functions | Function except a port function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P40/XCOUT } \\ & \text { P41/XCIN } \end{aligned}$ | I/O port P4 | -8 -bit $1 / \mathrm{O}$ port with the same function as port P 0 . <br> <Input level> <br> P40, P41: CMOS input level <br> P42-P46: CMOS compatible input level or TTL input level <br> P47: CMOS compatible input level or TTL input level in the bus interface function <br> <Output structure> <br> P40, P41, P47: CMOS 3-state output structure <br> P42-P46: CMOS 3-state output structure or Nchannel open-drain output structure <br> -Regardless of input or output port, P42 to P46 can be input every pin level. <br> -When P42 and P43 are used as output port, the function which makes P42 and P43 clear to " 0 " when the host CPU reads the output data bus buffer 0 can be added. | -Sub-clock generating circuit I/O pins <br> (Connect a resonator.) |
| P42/INT0 /OBF00 P43/INT1 /OBF01 |  |  | - Interrupt input pins <br> -Bus interface function pins |
| $\begin{aligned} & \mathrm{P} 44 / \mathrm{RxD} \\ & \mathrm{P} 45 / \mathrm{TxD} \end{aligned}$ |  |  | -Serial I/O1 function pins |
| P46/SCLK1 /OBF10 <br> $\frac{\mathrm{P} 47 / \overline{\mathrm{SRDY}} 1}{\overline{\mathrm{~S} 1}}$ |  |  | -Serial I/O1 function pins <br> -Bus interface function pins |
| P50/A0 | I/O port P5 | $\bullet 8$-bit I/O port with the same function as port P0. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -P50 to P53 can be switched between CMOS compatible input level or TTL input level in the bus interface function. | -Bus interface function pins |
| P51/INT20 <br> /S0 <br> P52/INT30 <br> /R <br> P53/INT40 <br> $\overline{\text { W }}$ |  |  | -Interrupt input pins <br> -Bus interface function pins |
| P54/CNTR0 P55/CNTR1 |  |  | -Timer X, timer Y function pins |
| P56/DA1 /PWM01 P57/DA2 /PWM11 |  |  | -D-A converter output pin <br> -PWM output pin |
| P60/ANoP67/AN7 | I/O port P6 | $\cdot 8$-bit I/O port with the same function as port P0. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. | -A-D converter output pin |
| P70/SIN2 <br> P71/Sout2 <br> P72/Sclk2 | I/O port P7 | $\cdot 8$-bit I/O port with the same function as port P0. <br> P70-P75 : CMOS compatible input level or TTL input level <br> P76, P77:CMOS compatible input level or SMBUS input level in the $1^{2} \mathrm{C}$-BUS interface function, N -channel open-drain output structure <br> -Regardless of input or output port, P70 to P75 can be input every pin level. | -Serial I/O2 function pin |
| $\begin{aligned} & \hline \text { P73/ } \overline{\text { RDY2 }} \\ & \text { /INT21 } \end{aligned}$ |  |  | - Serial I/O2 function pin <br> - Interrupt input pin |
| P74/INT31 <br> P75/INT41 |  |  | -Interrupt input pin |
| P76/SDA <br> P77/SCL |  |  | - ${ }^{2} \mathrm{C}$-BUS interface function pin |
| $\begin{aligned} & \text { P80/DQ0- } \\ & \text { P87/DQ7 } \end{aligned}$ | I/O port P8 | $\bullet 8$-bit I/O port with the same function as port P0. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -CMOS compatible input level or TTL input level in the bus interface function. | -Bus interface function pin |

## PART NUMBERING



Fig. 5 Part numbering

## GROUP EXPANSION

Mitsubishi plans to expand the 3886 group as follows.

## Memory Type

Support for mask ROM, One Time PROM, EPROM and flash memory version.

## Memory Size

ROM size 32 K to 60 K bytes
RAM size 1024 to 2048 bytes

## Packages

80P6Q-A ... $\qquad$ 0.5 mm-pitch plastic molded LQFP 80P6S-A $\qquad$ 0.65 mm pitch plastic molded QFP 80D0 $\qquad$ 0.8 mm -pitch ceramic LCC (EPROM version)

The pin number and the position of the function pin may change by the kind of package.

## Memory Expansion



Fig. 6 Memory expansion plan
Currently products are listed below.
Table 3 Support products
As of Jan. 2000

| Product name | (P) ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38867M8A-XXXHP | 32768 (32638) | 1024 | 80P6Q-A | Mask ROM version |
| M38867E8A-XXXHP |  |  |  | One Time PROM version |
| M38867E8AHP |  |  |  | One Time PROM version (blank) |
| M38867E8AFS |  |  | 80D0 | EPROM version |
| M38869M8A-XXXHP |  | 2048 | 80P6Q-A |  |
| M38869M8A-XXXGP |  |  | 80P6S-A |  |
| M38869MCA-XXXHP | 49152 (19022) |  | 80P6Q-A |  |
| M38869MCA-XXXGP |  |  | 80P6S-A | Mask ROM version |
| M38869MFA-XXXHP | 61440 (61310) |  | 80P6Q-A |  |
| M38869MFA-XXXGP |  |  | 80P6S-A |  |
| M38869FFAHP |  |  | 80P6Q-A |  |
| M38869FFAGP |  |  | 80P6S-A | Flash memory version |

## FUNCTIONAL DESCRIPTION

## CENTRAL PROCESSING UNIT (CPU)

The 3886 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST and SLW instructions cannot be used.
The STP, WIT, MUL, and DIV instructions can be used.

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, the processor mode bits specifying the chip operation mode, etc. The CPU mode register is allocated at address 003B16.


Fig. 7 Structure of CPU mode register

## MEMORY

## Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs. Program/Erase of the reserved ROM area is possible in the EPROM version and the flash memory version

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM size <br> (bytes) | Address <br> XXXX16 |
| :---: | :---: |
| 192 | $00 \mathrm{FF}_{16}$ |
| 256 | $013 \mathrm{~F}_{16}$ |
| 384 | 01BF $_{16}$ |
| 512 | 023F $_{16}$ |
| 640 | 02BF $_{16}$ |
| 768 | 033F $_{16}$ |
| 896 | 03BF $_{16}$ |
| 1024 | $0^{\text {043F }} 16$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | $083 \mathrm{~F}_{16}$ |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 | Address <br> ZZZZ16 |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |



Notes 1: This area is SFR in M38869FFA.
This area is Reserved in M38869MFA/MCA/M8A.
This area is not used in M38867M8A/E8A.
2: This area is usable in EPROM version and flash memory version.

Fig. 8 Memory map diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (POD) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C16 | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 | Port P7 (P7) |
| 000F16 | Port P7 direction register (P7D) |
| 001016 | Port P8 (P8)/Port P4 input register (P4I) |
| 001116 | Port P8 direction register (P8D)/Port P7 input register (P71) |
| 001216 | $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0) |
| 001316 | ${ }^{1} \mathrm{C}$ C address register (SOD) |
| 001416 | $1^{2} \mathrm{C}$ status register (S1) |
| 001516 | ${ }^{2} \mathrm{C}$ C control register (S1D) |
| 001616 | ${ }^{2} \mathrm{C}$ clock control register (S2) |
| 001716 | $1^{2} \mathrm{C}$ start/stop condition control register (S2D) |
| 001816 | Transmit/Receive buffer register (TB/RB) |
| 001916 | Serial l/O1 status register (SIO1STS) |
| 001A16 | Serial I/O1 control register (SIO1CON) |
| 001B16 | UART control register (UARTCON) |
| 001C16 | Baud rate generator (BRG) |
| 001D16 | Serial I/O2 control register (SIO2CON) |
| 001E16 | Watchdog timer control register (WDTCON) |
| 001F16 | Serial I/O2 register (SIO2) |



Fig. 9 Memory map of special function register (SFR)

## I/O PORTS

The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port
output latch is written to and the pin remains floating.
When the P8 function select bit of the port control register 2 (address 002 F 16 ) is set to " 1 ", read from address 001016 becomes the port P4 input register, and read from address 001116 becomes the port P7 input register.
As the particular function, value of P 42 to P 46 pins and P 70 to P 75 pins can be read regardless of setting direction registers, by reading the port P4 input register (address 001016) or the port P7 input register (address 001116) respectively.

Table 4 I/O port function (1)

| Pin | Name | Input/Output | I/O Structure | Non-Port Function | Related SFRs | Ref.No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00/P3REF | Port P0 |  | CMOS compatible input level CMOS 3-state output or N -channel opendrain output | Address low-order byte output <br> Analog comparator power source input pin | CPU mode register Port control register 1 Serial I/O2 control register | (1) |
| P01-P07 |  |  |  | Address low-order byte output | CPU mode register Port control register 1 | (2) |
| P10-P17 | Port P1 |  |  | Address high-order byte output |  |  |
| P20-P27 | Port P2 |  | CMOS compatible input level CMOS 3-state output | Data bus I/O | CPU mode register | (3) |
| P30/PWM00 P31/PWM10 | Port P3 |  |  | Control signal I/O PWM output Key-on wake up input Comparator input | CPU mode register Port control register 1 AD/DA control register | (4) (5) |
| P32-P37 |  |  |  | Control signal I/O Key-on wake up input Comparator input | CPU mode register Port control register 1 | (6) |
| $\begin{aligned} & \text { P40/XCOUT } \\ & \text { P41/XCIN } \end{aligned}$ | Port P4 |  |  | Sub-clock generating circuit | CPU mode register | (7) (8) |
| P42/INT0/ <br> OBF00 <br> P43/INT1/ <br> OBF01 |  | Input/output, individual bits | CMOS compatible input level or TTL input level CMOS 3-state output or N -channel opendrain output | External interrupt input Bus interface function I/O | Interrupt edge selection register <br> Port control register 2 | $\begin{gathered} (9) \\ (10) \end{gathered}$ |
| P44/RxD |  |  |  | Serial I/O1 function input | Serial I/O1 control register Port control register 2 | (11) |
| P45/TxD |  |  |  | Serial I/O1 function output | Serial I/O1 control register UART control register Port control register 2 | (12) |
| $\begin{aligned} & \text { P46/ScLK1 } \\ & \text { /OBF10 } \end{aligned}$ |  |  |  | Serial I/O1 function I/O Bus interface function output | Serial I/O1 control register <br> Data bus buffer control register <br> Port control register 2 | (13) |
| $\frac{\mathrm{P} 47 / \overline{\mathrm{SRDY}} 1}{\overline{\mathrm{~S} 1}}$ |  |  | CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level | Serial I/O1 function output <br> Bus interface function input | Serial I/O1 control register Data bus buffer control register | (14) |

Table 5 I/O port function (2)

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Ref.No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P50/A0 | Port P5 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level | Bus interface function input | Data bus buffer control register | (15) |
| P51/INT20 /So <br> P52/INT30 / $\overline{\mathrm{R}}$ <br> P53/INT40 /W |  |  |  | External interrupt input Bus interface function input | Interrupt edge selection register Data bus buffer control register | (16) |
| $\begin{aligned} & \text { P54/CNTR0 } \\ & \text { P55/CNTR1 } \\ & \hline \end{aligned}$ |  |  | CMOS compatible input level CMOS 3-state output | Timer X , timer Y function I/O | Timer XY mode register | (17) |
| P56/DA1/ PWM01 P57/DA2/ PWM11 |  |  |  | D-A converter output PWM output | AD/DA control register UART control register | $\begin{aligned} & (18) \\ & (19) \end{aligned}$ |
| $\begin{aligned} & \hline \text { P60/AN0- } \\ & \text { P67/AN7 } \end{aligned}$ | Port P6 |  |  | A-D converter input | AD/DA control register | (20) |
| $\begin{aligned} & \text { P70/SIN2 } \\ & \text { P71/SouT2 } \\ & \text { P72/SclK2 } \end{aligned}$ | Port P7 |  | CMOS compatible input level or TTL input level N -channel open-drain output | Serial I/O2 function I/O | Serial I/O2 control register <br> Port control register 2 | $\begin{aligned} & (21) \\ & (22) \\ & (23) \end{aligned}$ |
| $\begin{aligned} & \mathrm{P} 73 / \overline{\mathrm{SRDY} 2} / \\ & \text { INT21 } \end{aligned}$ |  |  |  | Serial I/O2 function output Bus interface function input | Serial I/O2 control register Port control register 2 | (24) |
| P74/INT31 P75/INT41 |  |  |  | External interrupt input | Interrupt edge selection register Port control register 2 | (25) |
| $\begin{aligned} & \mathrm{P} 76 / \mathrm{SDA} \\ & \mathrm{P} 77 / \mathrm{SCL} \end{aligned}$ |  |  | CMOS compatible input level N -channel open-drain output (when selecting $\mathrm{I}^{2} \mathrm{C}$ BUS interface function) CMOS compatible input level or SMBUS input level | ${ }^{1}{ }^{2} \mathrm{C}$-BUS interface function I/O | $\mathrm{I}^{2} \mathrm{C}$ control register | $\begin{aligned} & (26) \\ & (27) \end{aligned}$ |
| $\begin{aligned} & \text { P80/DQ0- } \\ & \text { P87/DQ7 } \end{aligned}$ | Port P8 |  | CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level | Bus interface function I/O | Data bus buffer control register | (28) |

Notes1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.

(3) Port P2


(6) Ports $\mathrm{P} 3_{2}-\mathrm{P} 37$

(8) Port P41

(7) Port P4o



Fig. 10 Port block diagram (1)

*1. The input level can be switched between CMOS compatible input level and TTL level by the P4 input level selection bit of the port control register 2 (address 002F16).
*2. The input level can be switched between CMOS compatible input level and TTL level by the P4 input level selection bit of the port control register 2 (address 002F16).
The port P8 and port P4 input register can be switched by the P8 function selection bit of the port control register 2 (address 002F16)
$* 3$. The input level can be switched between CMOS compatible input level and TTL level by the input level selection bit of the data bus buffer control register (address 002A16).

Fig. 11 Port block diagram (2)

(19) Port P57

(21) Port P70

(23) Port P72

(20) Port P6

(18) Port P56


(24) Port P73

*4. The input level can be switched between CMOS compatible input level and TTL level by the P7 input level selection bit of the port control register 2 (address 002F16).
*5. The input level can be switched between CMOS compatible input level and TTL level by the P7 input level selection bit of the port control register 2 (address 002F16).
The port P8 direction register and port P7 input register can be switched by the P8 function selection bit of the port control register 2 (address 002F16).

Fig. 12 Port block diagram (3)
(25) Ports P74,P75

(27) Port P77

(26) Port P76

(28) Port P8

*6. The input level can be switched between CMOS compatible input level and SMBUS level by the $\mathrm{I}^{2} \mathrm{C}$-BUS interface pin input selection bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (address 001516).

Fig. 13 Port block diagram (4)


Port control register 2
(PCTL2: address 002F16)

P4 input level selection bit (P42-P46)
0 : CMOS level input
1: TTL level input
P7 input level selection bit (P70-P75)
0 : CMOS level input
1: TTL level input
P4 output structure selection bit (P42, P43, P44, P46)
0: CMOS
1: N-channel open-drain
P8 function selection bit
0: Port P8/Port P8 direction register
1: Port P4 input register/Port P7 input register
INT2, INT3, INT4 interrupt switch bit
0: INT20, INT30, INT40 interrupt
1: $\mathrm{INT}_{21}, \mathrm{INT}_{31}, \mathrm{INT}_{41}$ interrupt
Timer Y count source selection bit
$0: f(X I N) / 16\left(f\left(X_{C I N}\right) / 16\right.$ in low-speed mode)
1: f(XCIN)
Oscillation stabilizing time set after STP instruction released bit
0 : Automatic set " 0116 " to timer 1 and "FF16" to prescaler 12
1: No automatic set
Port output P42/P43 clear function selection bit
0: Only software clear
1: Software clear and output data bus buffer 0 reading (system bus side)

Fig. 14 Structure of port I/O related register

## INTERRUPTS

Interrupts occur by 16 sources among 21 sources: nine external, eleven internal, and one software.

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.
When several interrupts occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

## Interrupt Source Selection

Any of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

1. INT0 or Input buffer full
2. INT1 or Output buffer empty
3. Serial I/O1 transmission or ScLSDA
4. CNTR0 or SclSda
5. Serial I/O2 or ${ }^{2} \mathrm{C}$
6. INT2 or $\mathrm{I}^{2} \mathrm{C}$
7. CNTR1 or Key-on wake-up
8. A-D conversion or Key-on wake-up

## External Interrupt Pin Selection

The occurrence sources of the external interrupt INT2, INT3, and INT4 can be selected from either input from INT20, INT30, INT40 pin, or input from INT21, INT31, INT41 pin by the INT2, INT3, INT4 interrupt switch bit (bit 4 of address 002F16).

## 1 Notes

When setting of the following register or bit is changed, the interrupt request bit may be set to "1."

- Interrupt edge selection register (address 003A16)
- Interrupt source selection register (address 003916)
- INT2, INT3, INT4 interrupt switch bit of port control register 2 (bit 4 of address 002F16)
Accept the interrupt after clearing the interrupt request bit to " 0 " after interrupt is disabled and the above register or bit is set.

Table 6 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 Input buffer full (IBF) | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INTo input <br> At input data bus buffer writing | External interrupt (active edge selectable) |
| INT1 |  |  |  | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Output buffer empty (OBE) |  |  |  | At output data bus buffer reading |  |
| Serial I/O1 reception | 4 | FFF716 | FFF616 | At completion of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission SCL, SDA | 5 | FFF516 | FFF416 | At completion of serial l/O1 transfer shift or when transmission buffer is empty At detection of either rising or falling edge of SCL or SDA | Valid when serial I/O1 is selected <br> External interrupt (active edge selectable) |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 8 | FFEF16 | FFEE16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 9 | FFED16 | FFEC16 | At timer 2 underflow |  |
| CNTRo <br> SCL, SDA | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input <br> At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) <br> External interrupt (active edge selectable) |
| CNTR1 <br> Key-on wake-up | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input <br> At falling of port P3 (at input) input logical level AND | External interrupt (active edge selectable) <br> External interrupt (falling valid) |
| Serial I/O2 $\mathrm{I}^{2} \mathrm{C}$ | 12 | FFE716 | FFE616 | At completion of serial I/O2 data transfer <br> At completion of data transfer | Valid when serial I/O2 is selected |
| $\begin{aligned} & \mathrm{INT}_{2} \\ & \mathrm{I}^{2} \mathrm{C}^{-} \end{aligned}$ | 13 | FFE516 | FFE416 | At detection of either rising or falling edge of INT2 input At completion of data transfer | External interrupt (active edge selectable) |
| INT3 | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| INT4 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of INT4 input | External interrupt (active edge selectable) |
| A-D converter <br> Key-on wake-up | 16 | FFDF16 | FFDE16 | At completion of A-D conversion Àt $\bar{f}$ flling $\overline{\text { of }} \overline{\text { port }} \overline{\text { P }} \overline{3}$ (at input) $\overline{\text { in }}-$ put logical level AND | External interrupt (falling valid) |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 15 Interrupt control


0 : Falling edge active 1 : Rising edge active


Fig. 16 Structure of interrupt-related registers (1)


Fig. 17 Structure of interrupt-related registers (2)

## Key Input Interrupt (Key-on Wake Up)

A Key input interrupt request is generated by applying "L" level to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level goes from " 1 " to
" 0 ". An example of using a key input interrupt is shown in Figure 18 , where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P30-P33.


Fig. 18 Connection example when using key input interrupt and port P3 block diagram

## TIMERS

The 3886 group has four timers: timer X , timer Y , timer 1, and timer 2.
The division ratio of each timer or prescaler is given by $1 /(n+1)$, where n is the value in the corresponding timer or prescaler latch. All timers are count down. When the timer reaches " 0016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".


Fig. 19 Structure of timer XY mode register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16 . The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

## Timer $\mathbf{X}$ and Timer $\mathbf{Y}$

Timer $X$ and Timer $Y$ can each select in one of four operating modes by setting the timer $X Y$ mode register.

## (1) Timer Mode

The timer counts $f(X I N) / 16$.

## (2) Pulse Output Mode

Timer $X$ (or timer $Y$ ) counts $f(X I N) / 16$. Whenever the contents of the timer reach "0016", the signal output from the CNTR0 (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge selection bit is " 0 ", output begins at " H ".
If it is " 1 ", output starts at " $L$ ". When using a timer in this mode, set the corresponding port P54 ( or port P55) direction register to output mode.

## (3) Event Counter Mode

Operation in event counter mode is the same as in timer mode, except that the timer counts signals input through the CNTRo or CNTR1 pin.
When the CNTR0 (or CNTR1) active edge selection bit is " 0 ", the rising edge of the CNTR0 (or CNTR1) pin is counted.
When the CNTRo (or CNTR1) active edge selection bit is " 1 ", the falling edge of the CNTRo (or CNTR1) pin is counted.

## (4) Pulse Width Measurement Mode

If the CNTRo (or CNTR1) active edge selection bit is " 0 ", the timer counts $f(X I N) / 16$ while the CNTR0 (or CNTR1) pin is at "H". If the CNTR0 (or CNTR1) active edge selection bit is " 1 ", the timer counts while the CNTR (or CNTR1) pin is at "L".

The count can be stopped by setting "1" to the timer X (or timer Y ) count stop bit in any mode. The corresponding interrupt request bit is set each time a timer overflows.
The count source for timer Y in the timer mode or the pulse output mode can be selected from either $f\left(X_{I N}\right) / 16$ or $f\left(X_{C I N}\right)$ by the timer Y count source selection bit of the port control register 2 (bit 5 of address 002F16).


Fig. 20 Block diagram of timer X, timer Y, timer 1, and timer 2

## SERIAL I/O

## Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to " 1 ".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.


Fig. 21 Block diagram of clock synchronous serial I/O1


Fig. 22 Operation of clock synchronous serial I/O1 function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 23 Block diagram of UART serial I/O1


Fig. 24 Operation of UART serial I/O1 function

## [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O function.

## [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD pin.

## [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O1 status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to " 1 ", the transmit shift completion flag (bit 2 ) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.


Fig. 25 Structure of serial I/O1 control registers

## Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.
For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

## [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains seven bits which control various serial I/O functions.


Fig. 26 Structure of serial I/O2 control register


Fig. 27 Block diagram of serial I/O2 function


Fig. 28 Timing of serial I/O2 function

## PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3886 group has two PWM output circuits, PWM0 and PWM1, with 14-bit resolution respectively. These can operate independently. When the oscillation frequency XIN is 10 MHz , the minimum resolution bit width is 200 ns and the cycle period is $3276.8 \mu \mathrm{~s}$. The PWM timing generator supplies a PWM control signal based on a signal that is the frequency of the XIN clock.

The following explanation assumes $f(X I N)=8 \mathrm{MHz}$.


Fig. 29 PWM block diagram (PWMO)

## Data Setup (PWMO)

The PWM0 output pin also functions as port P3o or P56. The PWM0 output pin is selected from either P30/PWM00 or P56/PWM01 by bit 4 of the AD/DA control register (address 003416).

The PWMO output becomes enabled state by setting bit 6 of the port control register 1 (address 002E16). The high-order eight bits of output data are set in the PWMOH register (address 003016) and the low-order six bits are set in the PWMOL register (address 003116).

PWM1 is set as the same way.

## PWM Operation

The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.
The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau(64 \mu \mathrm{~s})$ long. The signal is " H " for a length equal to N times $\tau$, where $\tau$ is the mini-

Table 7 Relationship between low-order 6 bits of data and period set by the ADD bit

| Low-order 6 bits of data (PWML) | Sub-periods tm Lengthened (m=0 to 63) |
| :---: | :---: |
| $00000000{ }^{\text {LSB }}$ | None |
| $\begin{array}{llllll}0 & 0 & 0 & 0 & 0 & 1\end{array}$ | $\mathrm{m}=32$ |
| $\begin{array}{llllll}0 & 0 & 0 & 0 & 1 & 0\end{array}$ | $\mathrm{m}=16,48$ |
| $0 \begin{array}{llllll}0 & 0 & 1 & 0 & 0\end{array}$ | $\mathrm{m}=8,24,40,56$ |
| 00010000 | $\mathrm{m}=4,12,20,28,36,44,52,60$ |
| 01100000 | $m=2,6,10,14,18,22,26,30,34,38,42,46,50,54,58,62$ |
| 100000 | $\mathrm{m}=1,3,5,7, \ldots \ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~, ~ 57, ~ 59, ~ 61, ~ 63 ~$ |

mum resolution ( 250 ns ).
"H" or "L" of the bit in the ADD part shown in Figure 30 is added to this "H" duration by the contents of the low-order 6-bit data according to the rule in Table 7.
That is, only in the sub-period tm shown by Table 7 in the PWM cycle period $T=64 t$, its "H" duration is lengthened to the minimum resolution $\tau$ added to the length of other periods.

For example, if the high-order eight bits of the 14-bit data are 0316 and the low-order six bits are 0516, the length of the "H"-level output in sub-periods $\mathrm{t} 8, \mathrm{t} 24, \mathrm{t} 32, \mathrm{t} 40$, and t 56 is $4 \tau$, and its length is 3 $\tau$ in all other sub-periods.
Time at the "H" level of each sub-period almost becomes equal, because the time becomes length set in the high-order 8 bits or becomes the value plus $\tau$, and this sub-period $\mathrm{t}(=64 \mu \mathrm{~s}$, approximate 15.6 kHz ) becomes cycle period approximately.

## Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch at each PWM period (every $4096 \mu \mathrm{~s}$ ), and data written to the PWMH register is transferred to the PWM latch at each sub-period (every $64 \mu \mathrm{~s}$ ). The signal which is output to the PWM output pin is corresponding to the contents of this latch. When the PWML register is read, the latch contents are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is " 0 " and it is not done when bit 7 is " 1 ."


Fig. 30 PWM timing


Fig. 31 14-bit PWM timing (PWM0)

## BUS INTERFACE

The 3886 group has a 2-byte bus interface function which is almost functionally equal to MELPS8-41 series and the control signal from the host CPU side can operate it (slave mode).
It is possible to connect the 3886 group with the $\overline{R D}$ and $\overline{W R}$ separated CPU bus directly. Figure 34 shows the block diagram of the bus interface function.
The data bus buffer function I/O pins (P42, P43, P46, P47, P50P53, P8) also function as the normal digital port I/O pins. When bit 0 (data bus buffer enable bit) of the data bus buffer control register (address 002A16) is " 0 ," these pins become the normal digital port I/O pins. When it is " 1 ," these bits become the data bus buffer function I/O pins.

The selection of either the single data bus buffer mode, which uses 1 byte: data bus buffer 0 only, or the double data bus buffer mode, which uses 2 bytes: data bus buffer 0 and data bus buffer 1 , is performed by bit 1 (data bus buffer function selection bit) of the data bus buffer control register (address 002A16). Port P47 becomes $\overline{\mathrm{S}_{1}}$ input in the double data bus buffer mode. When data is written from the host CPU side, an input buffer full interrupt occurs. When data is read from the host CPU, an output buffer empty interrupt occurs. This microcomputer shares two input buffer full interrupt requests and two output buffer empty interrupt requests as shown in Figure 32, respectively.


Fig. 32 Interrupt request circuit of data bus buffer


Do not write " 1 " to this bit.


Fig. 33 Structure of bus interface related register


Fig. 34 Bus interface device block diagram

## [Data Bus Buffer Status Register 0, 1 (DBBSTS0, DBBSTS1)] 002916, 002C16

The data bus buffer status register 0,1 consist of eight bits.
Bits 0,1 , and 3 are read-only bits and indicate the condition of the data bus buffer. Bits 2, 4, 5, 6, and 7 are user definable flags which can be set by program, and can be read/written. This register can be read from the host CPU when the Ao pin is set to "H" only.
-Bit 0: Output buffer full flag OBFo, OBF1
When writing data to the output data bus buffer, these flags are set to "1". When reading the output data bus buffer from the host CPU, these flags are cleared to " 0 ".
-Bit 1: Input buffer full flag IBFo, IBF1
When writing data from the host CPU to the input data bus buffer, these flags are set to " 1 ". When reading the input data bus buffer from the slave CPU side, these flags are cleared to "0".
-Bit 3: Ao flag A00, A01
When writing data from the host CPU to the input data bus buffer, the level of the Ao pin is latched.

## [Input Data Bus Buffer Register 0, 1 (DBBINO, DBBIN1)] 002816, 002B16

Data on the data bus is latched to DBBIN by writing request from the host CPU. Data of DBBIN can be read from the data bus buffer registers (address 002816 or 002B16) on SFR.
[Output Data Bus Buffer Register 0, 1 (DBBOUT0, DBBOUT1)] 002816, 002B16
When writing data to the data bus buffer registers (address 002816 or 002B16) on SFR, data is set to DBBOUT. Data of DBBOUT is output from the host CPU to the data bus by performing the reading request when the $A 0$ pin is set to " L ".

Table 8 Function description of control I/O pins at bus interface function selected

| Pin | Name | OBF00 <br> output <br> enable bit | OBF01 <br> output <br> enable bit | OBF10 <br> output <br> enable bit | Input <br> /Output | Functions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |

## MULTI-MASTER I ${ }^{2} \mathrm{C}$-BUS INTERFACE

The multi-master ${ }^{2}$ C C -BUS interface is a serial communications circuit, conforming to the Philips $I^{2} \mathrm{C}$-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.
Figure 35 shows a block diagram of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface and Table 9 lists the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface functions.
This multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface consists of the $\mathrm{I}^{2} \mathrm{C}$ address register, the $\mathrm{I}^{2} \mathrm{C}$ data shift register, the $\mathrm{I}^{2} \mathrm{C}$ clock control register, the $I^{2} \mathrm{C}$ control register, the $\mathrm{I}^{2} \mathrm{C}$ status register, the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register and other control circuits.
When using the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface, set 1 MHz or more to $\phi$.

Table 9 Multi-master $I^{2} C$-BUS interface functions

| Item | Function |
| :---: | :---: |
| Format | In conformity with Philips $I^{2} \mathrm{C}$-BUS standard: <br> 10-bit addressing format <br> 7-bit addressing format <br> High-speed clock mode <br> Standard clock mode |
| Communication mode | In conformity with Philips $\mathrm{I}^{2} \mathrm{C}$-BUS standard: <br> Master transmission <br> Master reception <br> Slave transmission <br> Slave reception |
| ScL clock frequency | 16.1 kHz to 400 kHz (at $\phi=4 \mathrm{MHz}$ ) 20.2 kHz to $312.5 \mathrm{kHz}($ at $\phi=5 \mathrm{MHz})$ |

System clock $\phi=f($ XIN $) / 2$ (high-speed mode)


Fig. 35 Block diagram of multi-master $I^{2} \mathrm{C}$-BUS interface

* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use these components an $\mathrm{I}^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.


## [ ${ }^{2} \mathrm{C}$ Data Shift Register (SO)] 001216

The $I^{2} \mathrm{C}$ data shift register ( SO : address 001216 ) is an 8 -bit shift register to store receive data and write transmit data.
When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the ScL clock, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of $\phi$ are required from the rising of the SCL clock until input to this register.
The $I^{2} \mathrm{C}$ data shift register is in a write enable status only when the $I^{2} \mathrm{C}$-BUS interface enable bit (ESO bit : bit 3 of address 1516) of the $I^{2} \mathrm{C}$ control register is " 1 ." The bit counter is reset by a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register. When both the ESO bit and the MST bit of the $I^{2} \mathrm{C}$ status register (address 001416) are " 1, " the SCL is output by a write instruction to the $I^{2} \mathrm{C}$ data shift register. Reading data from the ${ }^{2} \mathrm{C}$ data shift register is always enabled regardless of the ESO bit value.

## [ ${ }^{2}$ C Address Register (SOD)] 001316

The $I^{2} \mathrm{C}$ address register (address 001316 ) consists of a 7 -bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

## -Bit 0: Read/write bit (RBW)

This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the $\mathrm{I}^{2} \mathrm{C}$ address register.
The RBW bit is cleared to " 0 " automatically when the stop condition is detected.

## -Bits 1 to 7: Slave address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.


Fig. 36 Structure of $\mathrm{I}^{2} \mathrm{C}$ address register

## [ ${ }^{2}$ C Clock Control Register (S2)] 001616

The $I^{2} \mathrm{C}$ clock control register (address 001616) is used to set ACK control, SCL mode and SCL frequency.

## - Bits 0 to 4: ScL frequency control bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 10.
-Bit 5: ScL mode specification bit (FAST MODE)
This bit specifies the SCL mode. When this bit is set to " 0 ," the standard clock mode is selected. When the bit is set to "1," the high-speed clock mode is selected.
When connecting the bus of the high-speed mode $\mathrm{I}^{2} \mathrm{C}$ bus standard (maximum $400 \mathrm{kbits} / \mathrm{s}$ ), use 8 MHz or more oscillation frequency $f(X I N)$ and high-speed mode ( 2 division main clock).

## -Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to " 0 ," the ACK return mode is selected and SDA goes to "L" at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is selected. The SDA is held in the "H" status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in the reception of address data at ACK BIT $=$ " 0 ," the SDA is automatically made " L " (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made " H " (ACK is not returned).
*ACK clock: Clock for acknowledgment

## -Bit 7: ACK clock bit (ACK)

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to " 0 ," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to " 1 ," the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA "H") and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the $\mathrm{I}^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $\mathrm{I}^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.


Fig. 37 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register
Table 10 Set values of $\mathrm{I}^{2} \mathrm{C}$ clock control register and ScL frequency

| Setting value of <br> CCR4-CCR0 |  |  |  |  | SCL frequency <br> (at $\phi=4 \mathrm{MHz}$ unit kHz ) (Note 1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCR0 | Standard clock <br> mode | High-speed clock <br> mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 0 | 1 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | $-($ Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $500 /$ CCR value <br> (Note 3) | $1000 /$ CCR value <br> (Note 3) |
| 1 | 1 | 1 | 0 | 1 | 17.2 | 34.5 |
| 1 | 1 | 1 | 1 | 0 | 16.6 | 33.3 |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 32.3 |

Notes 1: Duty of SCL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz})$. "H" duration of the clock fluctuates from -4 to +2 cycles of $\phi$ in the standard clock mode, and fluctuates from -2 to +2 cycles of $\phi$ in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because " L " duration is extended instead of " H " duration reduction.
These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below: $\phi /(8 \times$ CCR value) Standard clock mode $\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$ $\phi /(2 \times C C R$ value) High-speed clock mode (CCR value $=5)$ Do not set 0 to 2 as CCR value regardless of $\phi$ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.

## [ ${ }^{2}$ C Control Register (S1D)] 001516

The $I^{2} \mathrm{C}$ control register (address 001516) controls data communication format.

## -Bits 0 to 2: Bit counter ( $\mathrm{BCO}-\mathrm{BC} 2$ )

These bits decide the number of bits for the next 1-byte data to be transmitted. The $I^{2} \mathrm{C}$ interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK bit (bit 7 of address 001616)) have been transferred, and BC0 to BC2 are returned to "0002".
Also when a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

## -Bit 3: $\mathrm{I}^{2} \mathrm{C}$ interface enable bit (ESO)

This bit enables to use the multi-master $\mathrm{I}^{2} \mathrm{C}$ BUS interface. When this bit is set to " 0 ," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to " 1 ," use of the interface is enabled.
When ES0 = " 0 ," the following is performed.

- $\mathrm{PIN}=" 1, " \mathrm{BB}=" 0$ " and $\mathrm{AL}=" 0$ " are set (which are bits of the $\mathrm{I}^{2} \mathrm{C}$ status register at address 001416 ).
- Writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 001216) is dis abled.


## -Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to " 0, ," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(5) $I^{2} C$ Status Register," bit 1 ) is received, transfer processing can be performed. When this bit is set to " 1 ," the free data format is selected, so that slave addresses are not recognized.
-Bit 5: Addressing format selection bit (10BIT SAD)
This bit selects a slave address specification format. When this bit is set to " 0 ," the 7 -bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, and all the bits of the $\mathrm{I}^{2} \mathrm{C}$ address register are compared with address data.

## -Bit 6: System clock stop selection bit (CLKSTP)

When executing the WIT or STP instruction, this bit selects the condition of system clock provided to the multi-master ${ }^{2} \mathrm{C}$-BUS interface. When this bit is set to " 0 ," system clock and operation of the multi-master ${ }^{2} \mathrm{C}$-BUS interface stop by executing the WIT or STP instruction.
When this bit is set to " 1 ," system clock and operation of the multimaster $I^{2}$ C-BUS interface do not stop even when the WIT instruction is executed.
When the system clock stop selection bit is "1," do not execute the STP instruction.
-Bit 7: $I^{2} \mathbf{C}$-BUS interface pin input level selection bit
This bit selects the input level of the SCL and SDA pins of the multimaster $\mathrm{I}^{2} \mathrm{C}$-BUS interface.


Fig. 38 Structure of $\mathrm{I}^{2} \mathrm{C}$ control register

## [ ${ }^{2}$ ² Status Register (S1)] 001416

The $I^{2} \mathrm{C}$ status register (address 001416) controls the $\mathrm{I}^{2} \mathrm{C}$-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.
Set "00002" to the low-order 4 bits, because these bits become the reserved bits at writing.

## -Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to " 0 ." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from " 1 " to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 001216).

## -Bit 1: General call detecting flag (AD0)

When the ALS bit is " 0 ," this bit is set to " 1 " when a general call* whose address data is all " 0 " is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The ADO bit is set to " 0 " by detecting the STOP condition or START condition, or reset.
*General call: The master transmits the general call address " 0016 " to all slaves.

## -Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is " 0 ".
(1) In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to " 1 " in one of the following conditions:

- The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316).
- A general call is received.
(2) In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to " 1 " with the following condition:
-When the address data is compared with the $\mathrm{I}^{2} \mathrm{C}$ address register ( 8 bits consisting of slave address and RBW bit), the first bytes agree.
(3) This bit is set to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 001216) when ES0 is set to " 1 " or reset.
-Bit 3: Arbitration lost* detecting flag (AL)
In the master transmission mode, when the SDA is made " $L$ " by any other device, arbitration is judged to have been lost, so that this bit is set to " 1 ." At the same time, the TRX bit is set to " 0 ," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to " 0 ." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to " 0 " and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.
*Arbitration lost :The status in which communication as a master is disabled.


## -Bit 4: $I^{2} \mathrm{C}$-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from " 1 " to " 0 ." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to " 0 " in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is " 0 ," the SCL is kept in the " 0 " state and clock generation is disabled. Figure 40 shows an interrupt request signal generating timing chart.
The PIN bit is set to " 1 " in one of the following conditions:

- Executing a write instruction to the $I^{2} \mathrm{C}$ data shift register (address 001216). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ESO bit is " 0 "
- At reset
- When writing " 1 " to the PIN bit by software

The conditions in which the PIN bit is set to " 0 " are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = " 0 " and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = " 1 " and immediately after completion of address data reception


## -Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to " 0 ," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the start condition, and is set to " 0 " by detecting the stop condition. The condition of these detecting is set by the start/stop condition setting bits (SSC4-SSC0) of the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register (address 001716). When the ESO bit (bit 3) of the $I^{2} \mathrm{C}$ control register (address 001516) is " 0 " or reset, the BB flag is set to "0."
For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.

## -Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides a direction of transfer for data communication. When this bit is " 0 ," the reception mode is selected and the data of a transmitting device is received. When the bit is " 1 ," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.
This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to " 1 " by hardware when all the following conditions are satisfied:

- When ALS is " 0 "
- In the slave reception mode or the slave transmission mode
- When the R/W bit reception is " 1 "

This bit is set to " 0 " in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = " 0 " and when ACK non-return is detected.
- At reset
-Bit 7: Communication mode specification bit (master/slave specification bit: MST)
This bit is used for master/slave specification for data communication. When this bit is " 0 ," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is " 1 ," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.
This bit is set to " 0 " in one of the following conditions.
- Immediately after completion of 1-byte data transfer when arbitration lost is detected
- When a STOP condition is detected.
- Writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- At reset

Note: START condition duplication preventing function
The MST, TRX, and BB bits is set to " 1 " at the same time after confirming that the BB flag is " 0 " in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to " 1 " immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.


Fig. 39 Structure of $\mathrm{I}^{2} \mathrm{C}$ status register


Fig. 40 Interrupt request signal generating timing

## START Condition Generating Method

When writing " 1 " to the MST, TRX, and BB bits of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416) at the same time after writing the slave address to the $I^{2} \mathrm{C}$ data shift register (address 001216) with the condition in which the ESO bit of the $I^{2} \mathrm{C}$ control register (address 001516) and the BB flag are "0", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 41, the START condition generating timing diagram, and Table 11, the START condition generating timing table.


Fig. 41 START condition generating timing diagram

Table 11 START condition generating timing table

| Item | START/STOP condition <br> generating selection bit | Standard <br> clock mode | High-speed <br> clock mode |
| :--- | :---: | :---: | :---: |
|  | $" 0 "$ | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |
|  | $" 1 "$ | $13.0 \mu \mathrm{~s}(52$ cycles $)$ | $6.5 \mu \mathrm{~s}(26$ cycles $)$ |
| Hold <br> time | $" 0 "$ | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |
|  | $" 1 "$ | $13.0 \mu \mathrm{~s}(52$ cycles $)$ | $6.5 \mu \mathrm{~s}(26$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## STOP Condition Generating Method

When the ESO bit of the $I^{2} \mathrm{C}$ control register (address 001516) is " 1 ," write " 1 " to the MST and TRX bits, and write " 0 " to the BB bit of the $I^{2} \mathrm{C}$ status register (address 001416) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 42, the STOP condition generating timing diagram, and Table 12, the STOP condition generating timing table.


Fig. 42 STOP condition generating timing diagram
Table 12 STOP condition generating timing table

| Item | START/STOP condition <br> generating selection bit | Standard <br> clock mode | High-speed <br> clock mode |
| :---: | :---: | :---: | :---: |
|  | $" 0 "$ | $5.5 \mu \mathrm{~s}(22$ cycles $)$ | $3.0 \mu \mathrm{~s}(12$ cycles $)$ |
| Hold <br> time | $" 1 "$ | $13.5 \mu \mathrm{~s}(54$ cycles $)$ | $7.0 \mu \mathrm{~s}(28$ cycles $)$ |
|  | $" 0 "$ | $5.5 \mu \mathrm{~s}(22$ cycles $)$ | $3.0 \mu \mathrm{~s}(12$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 43, 44, and Table 13. The START/STOP condition is set by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 13).
The BB flag is set to " 1 " by detecting the START condition and is reset to " 0 " by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 13, the BB flag set/ reset time.

Note: When a STOP condition is detected in the slave mode (MST $=0$ ), an interrupt request signal " ${ }^{2} \mathrm{CIRQ}$ " occurs to the CPU.


Fig. 43 START condition detecting timing diagram


Fig. 44 STOP condition detecting timing diagram

Table 13 START condition/STOP condition detecting conditions

|  | Standard clock mode | High-speed clock mode |
| :--- | :---: | :--- |
| ScL release time | SSC value +1 cycle $(6.25 \mu \mathrm{~s})$ | 4 cycles $(1.0 \mu \mathrm{~s})$ |
| Setup time | $\frac{\text { SSC value }}{2}+1$ cycle $<4.0 \mu \mathrm{~s}(3.25 \mu \mathrm{~s})$ | 2 cycles $(1.0 \mu \mathrm{~s})$ |
| Hold time | $\frac{\text { SSC value }}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.0 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| BB flag set/ <br> reset time | $\frac{\text { SSC value }-1}{2}+2$ cycles $(3.375 \mu \mathrm{~s})$ | 3.5 cycles $(0.875 \mu \mathrm{~s})$ |

Note: Unit : Cycle number of system clock $\phi$
SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the $\mathrm{I}^{2} \mathrm{C}$ START/ STOP condition control register is set to " 1816 " at $\phi=4 \mathrm{MHz}$.

## [ ${ }^{2}$ C START/STOP Condition Control Register (S2D)] 001716

The I ${ }^{2}$ C START/STOP condition control register (address 001716) controls START/STOP condition detection.
-Bits 0 to 4: START/STOP condition set bit (SSC4-SSC0)
SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency $f($ XIN $)$ because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 13.
Do not set "000002" or an odd number to the START/STOP condition set bit (SSC4 to SSC0).
Refer to Table 14, the recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency.
-Bit 5: ScL/SDA interrupt pin polarity selection bit (SIP)
An interrupt can occur when detecting the falling or rising edge of the SCL or Sda pin. This bit selects the polarity of the SCL or SdA pin interrupt pin.

## -Bit 6: ScL/SDA interrupt pin selection bit (SIS)

This bit selects the pin of which interrupt becomes valid between the Scl pin and the Sda pin.
Note: When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the Scl/Sda interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/ SDA interrupt pin selection bit, or the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to " 0 " after setting these bits, and enable the interrupt.
-Bit 7: START/STOP condition generating selection bit (STSPSEL)
Setup/Hold time when the START/STOP condition is generated can be selected.
Cycle number of system clock becomes standard for setup/hold time. Additionally, setup/hold time is different between the START condition and the STP condition. (Refer to Tables 11 and 12.) Set
" 1 " to this bit when the system clock frequency is 4 MHz or more.

## Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.
(1) 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the $I^{2} \mathrm{C}$ control register (address 001516) to " 0 ." The first 7 -bit address data transmitted from the master is compared with the high-order 7 -bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316). At the time of this comparison, address comparison of the RBW bit of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316) is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 46, (1) and (2).
(2) 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (address 001516) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316). At the time of this comparison, an address comparison between the RBW bit of the $I^{2} \mathrm{C}$ address register (address 001316) and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RBW bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.
When the first-byte address data agree with the slave address, the AAS bit of the $I^{2} \mathrm{C}$ status register (address 001416) is set to "1." After the second-byte address data is stored into the $1^{2} \mathrm{C}$ data shift register (address 001216), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RBW bit of the $I^{2} \mathrm{C}$ address register (address 001316) to " 1 " by software. This processing can make the 7 -bit slave address and R/W data agree, which are received after a RESTART condition is detected, with the value of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 46, (3) and (4).


Fig. 45 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register

Table 14 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency

| $\begin{aligned} & \text { Oscillation } \\ & \text { frequency } \\ & \mathrm{f}(\mathrm{XIN})(\mathrm{MHz}) \end{aligned}$ | Main clock divide ratio | System clock $\phi$ (MHz) | START/STOP condition control register | SCL release time ( $\mu \mathrm{s}$ ) | Setup time ( $\mu \mathrm{s}$ ) | Hold time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 2 | 5 | XXX11110 | $6.2 \mu \mathrm{~s}$ (31 cycles) | $3.2 \mu \mathrm{~s}$ (16 cycles) | $3.0 \mu \mathrm{~s}$ (15 cycles) |
| 8 | 2 | 4 | XXX11010 | $6.75 \mu \mathrm{~s}$ (27 cycles) | $3.5 \mu \mathrm{~s}$ (14 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) |
|  |  |  | XXX11000 | $6.25 \mu \mathrm{~s}$ ( 25 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) | $3.0 \mu \mathrm{~s}$ (12 cycles) |
| 8 | 8 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ ( 5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |
| 4 | 2 | 2 | XXX01100 | $6.5 \mu \mathrm{~s}$ (13 cycles) | $3.5 \mu \mathrm{~s}$ ( 7 cycles) | $3.0 \mu \mathrm{~s}$ (6 cycles) |
|  |  |  | XXX01010 | $5.5 \mu \mathrm{~s}$ (11 cycles) | 3.0 ¢ (6 cycles) | $2.5 \mu \mathrm{~s}$ (5 cycles) |
| 2 | 2 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |

Note: Do not set "000002" or an odd number to the START/STOP condition set bit (SSC4 to SSC0).

(1) A master-transmitter transnmits data to a slave-receiver

(2) A master-receiver receives data from a slave-transmitter

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

| S | Slave address 1st 7 bits | R/W | A | Slave address 2nd bytes | A | Sr | Slave address 1st 7 bits | R/W | A | Data | A | Data | $\overline{\text { A }}$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 bits " 0 8 bits 7 bits $" 1 "$ 1 to 8 bits <br> (4) A master-receiver receives data from a slave-transmitter with a 10 -bit address 1 to 8 bits    |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S : START condition <br> A : ACK bit <br> Sr : Restart condition |  | P : STOP condition R/W : Read/Write bit |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 46 Address data communication format

## Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316) and "0" into the RBW bit.
(2) Set the ACK return mode and SCL $=100 \mathrm{kHz}$ by setting " 8516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (address 001616).
(3) Set "0016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (address 001516).
(5) Confirm the bus free condition by the BB flag of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416).
(6) Set the address data of the destination of transmission in the high-order 7 bits of the $I^{2} \mathrm{C}$ data shift register (address 001216) and set " 0 " in the least significant bit.
(7) Set "F016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
(8) Set transmit data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 001216). At this time, an SCL and an ACK clock automatically occur.
(9) When transmitting control data of more than 1 byte, repeat step (8).
(10) Set "D016" in the $I^{2} \mathrm{C}$ status register (address 001416) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

## Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz , in the ACK non-return mode and using the addressing format is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 001316) and " 0 " in the RBW bit.
(2) Set the no ACK clock mode and SCL $=400 \mathrm{kHz}$ by setting " 2516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (address 001616).
(3) Set " 0016 " in the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (address 001516).
(5) When a START condition is received, an address comparison is performed.
(6) -When all transmitted addresses are " 0 " (general call):

ADO of the $I^{2} \mathrm{C}$ status register (address 001416) is set to " 1 " and an interrupt request signal occurs.

- When the transmitted addresses agree with the address set in (1):
ASS of the ${ }^{2} \mathrm{C}$ status register (address 001416) is set to " 1 " and an interrupt request signal occurs.
- In the cases other than the above ADO and AAS of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 001416) are set to " 0 " and no interrupt request signal occurs.
(7) Set dummy data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 001216).
(8) When receiving control data of more than 1 byte, repeat step (7).
(9) When a STOP condition is detected, the communication ends.


## Precautions when using multi-master $\mathrm{I}^{2} \mathrm{C}$ BUS interface

(1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master
$\mathrm{I}^{2} \mathrm{C}$-BUS interface are described below.

- $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001216)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

- $I^{2} \mathrm{C}$ address register (SOD: address 001316)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RBW) at the above timing.

- $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001416)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.

- $I^{2} \mathrm{C}$ control register (S1D: address 001516)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter ( $\mathrm{BC} 0-\mathrm{BC} 2$ ) at the above timing.

- $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001616)

The read-modify-write instruction can be executed for this register.

- $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001716)

The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5.

LDA -
SEI
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)
BUSFREE:
STA S0
LDM \#\$F0, S1
CLI

BUSBUSY:
CLI
(Writing of slave address value)
(Trigger of START condition generating) (Interrupt enabled)
2. Use "Branch on Bit Set" of "BBS 5, \$0014, -" for the BB flag confirming and branch process.
3. Use "STA \$12, STX \$12" or "STY \$12" of the zero page addressing instruction for writing the slave address value to the $1^{2} \mathrm{C}$ data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
5. Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.
(3) RESTART condition generating procedure

This cannot be applied when the external memory is used and the bus cycle is extended by $\overline{\text { ONW }}$ function.

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4 .)
Execute the following procedure when the PIN bit is " 0 ." $\vdots$

LDM \#\$00, S1
LDA -
SEI
STA SO
LDM \#\$F0, S1
CLI
(Select slave receive mode)
(Taking out of slave address value) (Interrupt disabled) (Writing of slave address value) (Trigger of RESTART condition generating) (Interrupt enabled)
2. Select the slave receive mode when the PIN bit is "0." Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit.
The TRX bit becomes " 0 " and the SDA pin is released.
3. The SCL pin is released by writing the slave address value to the $\mathrm{I}^{2} \mathrm{C}$ data shift register.
4. Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to ${ }^{2} \mathrm{C}$ status register

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ." It is because it may become the same as above.
(5) Process of after STOP condition generating

Do not write data in the $I^{2} \mathrm{C}$ data shift register S 0 and the $\mathrm{I}^{2} \mathrm{C}$ status register S1 until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.
(6) STOP condition input at 7th clock pulse

In the slave mode, the STOP condition is input at the 7th clock pulse while receiving a slave address or data. As the clock pulse is continuously input, the SDA line may be held at LOW even if flag BB is set to "0" (only for M38867M8A and M38867E8).

## Countermeasure:

Write dummy data to the $I^{2} \mathrm{C}$ shift register or reset the ESO bit in the S1D register $(E S 0=$ " L " $\rightarrow \mathrm{ES} 0=$ " H ") during a stop condition interrupt routine with flag PIN $=$ " 1 ".
Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ESO bit is set to "0", it becomes a general-purpose port; so that the port must be set to input mode or "H".
(7) ESO bit switch

In standard clock mode when SSC = "000102" or in high-speed clock mode, flag BB may switch to " 1 " if ES0 bit is set to " 1 " when SDA is " $L$ ".

## Countermeasure:

Set ESO to " 1 " when SDA is " $H$ ".

## A-D CONVERTER <br> [A-D Conversion Register 1,2 (AD1, AD2)] 003516, 003816

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.
Bit 7 of the A-D conversion register 2 is the conversion mode selection bit. When this bit is set to " 0 ," the A-D converter becomes the 10-bit A-D mode. When this bit is set to " 1 ," that becomes the 8 -bit A-D mode. The conversion result of the 8 -bit A-D mode is stored in the A-D conversion register 1. As for 10-bit A-D mode, 10 -bit reading or 8 -bit reading can be performed by selecting the reading procedure of the A-D conversion register 1, 2 after A-D conversion is completed (in Figure 48).
The A-D conversion register 1 performs the 8 -bit reading inclined to MSB after reset, the A-D conversion is started, or reading of the A-D converter register 1 is generated; and the register becomes the 8-bit reading inclined to LSB after the A-D converter register 2 is generated.

## [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at " 0 " during an A-D conversion, and changes to " 1 " when an A-D conversion ends. Writing " 0 " to this bit starts the A-D conversion.

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVSS and VREF into 1024, and outputs the divided voltages in the 10 -bit A-D mode (256 division in 8-bit A-D mode).
The A-D converter successively compares the comparison voltage Vref in each mode, dividing the Vref (see below), with the input voltage.
-10-bit A-D mode (10-bit reading)

$$
\text { Vref }=\frac{\text { VREF }}{1024} \times n(n=0-1023)
$$

-10-bit A-D mode (8-bit reading)
Vref $=\frac{\text { VREF }}{256} \times n(n=0-255)$
-8-bit A-D mode

$$
\left.\begin{array}{rl}
\text { Vref } & =\frac{\text { VREF }}{256} \times(\mathrm{n}-0.5)(\mathrm{n}
\end{array}\right)
$$

## Channel Selector

The channel selector selects one of ports P60/ANo to P67/AN7, and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the A-D conversion registers 1, 2. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to " 1 ".
Note that because the comparator consists of a capacitor coupling, set $f(\mathrm{XIN})$ to 500 kHz or more during an A-D conversion.


Fig. 47 Structure of AD/DA control register

10-bit reading
(Read address 003816 before 003516)

| (Address 003816) |
| :--- | | 0 | b 7 |  | b 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: Bits 2 to 6 of address 003816 becomes " 0 "at reading.

8-bit reading (Read only address 003516)


Fig. 48 Structure of 10-bit A-D mode reading


Fig. 49 Block diagram of A-D converter

## D-A CONVERTER

The 3886 group has two internal D-A converters (DA1 and DA2) with 8-bit resolution.
The D-A converter is performed by setting the value in each D-A conversion register. The result of $D-A$ conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".
When using the D-A converter, the corresponding port direction register bit (P56/DA1/PWM01 or P57/DA2/PWM11) must be set to " 0 " (input status).
The output analog voltage V is determined by the value n (decimal notation) in the D-A conversion register as follows:
$\mathrm{V}=\mathrm{VREF} \times \mathrm{n} / 256$ ( $\mathrm{n}=0$ to 255 )
Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DA output enable bits are cleared to " 0 ", and the P56/DA1/PWM01 and P57/DA2/PWM11 pins become high impedance.
The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.
Set Vcc to 4.0 V or more when using the D-A converter.


Fig. 50 Block diagram of D-A converter


Fig. 51 Equivalent connection circuit of D-A converter (DA1)

## COMPARATOR CIRCUIT

## Comparator Configuration

The comparator circuit consists of resistors, comparators, a comparator control circuit, the comparator reference input selection bit (bit 7 of address 001D16), a comparator data register (address 002D16), the comparator reference power source input pin (P00/ P3REF) and analog signal input pins (P30-P37). The analog input pin (P30-P37) also functions as an ordinary digital port.

## Comparator Operation

To activate the comparator, first set port P3 to input mode by setting the corresponding direction register (address 000716) to "0" to use port P3 as an analog voltage input pin. The internal fixed analog voltage (Vcc $\times 29 / 32$ ) can be generated by setting " 1 " to the comparator reference input selection bit (bit 7) of the serial I/O2 control register (address 001D16). (The internal fixed analog voltage becomes about 4.5 V at $\mathrm{Vcc}=5.0 \mathrm{~V}$.) When setting " 0 " to the comparator reference input selection bit, the P00/P3REF pin becomes the comparator reference power source input pin and it is possible to input the comparator reference power source optionally from the external. The voltage comparison is immediately
performed by the writing operation to the comparator data register (address 002D16). After 14 cycles of the internal system clock $\phi$ (the time required for the comparison), the comparison result is stored in the comparator register (address 002D16).
If the analog input voltage is greater than the internal reference voltage, each bit of this register is " 1 "; if it is less than the internal reference voltage, each bit of this register is "0". To perform another comparison, the voltage comparison must be performed again by writing to the comparator data register (address 002D16). Read the result when 14 cycles of $\phi$ or more have passed after the comparator operation starts. The ladder resistor is turned on during 14 cycles of $\phi$, which is required for the comparison, and the reference voltage is generated. An unnecessary current is not consumed because the ladder resistor is turned off while the comparator operation is not performed. Since the comparator consists of capacitor coupling, the electric charge is lost if the clock frequency is low.
Keep that the clock frequency is 1 MHz or more during the comparator operation. Do not execute the STP, WIT, or port P3 I/O instruction.


Fig. 52 Comparator circuit

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H .

## Standard Operation of Watchdog Timer

When any data is not written into the watchdog timer control register (address 001E16) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (address 001E16) and an internal reset occurs at an underflow of the watchdog timer H .
Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 001E16) may be started before an underflow. When the watchdog timer control register (address 001E16) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watchdog timer H count source selection bit are read.

## Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register (address 001E16), each watchdog timer H and L is set to "FF16."

## -Watchdog timer H count source selection bit operation

Bit 7 of the watchdog timer control register (address 001E16) permits selecting a watchdog timer H count source. When this bit is set to "0", the count source becomes the underflow signal of watchdog timer $L$. The detection time is set to $f(X I N)=131.072 \mathrm{~ms}$ at 8 MHz frequency and $f(X C I N)=32.768 \mathrm{~s}$ at 32 kHz frequency. When this bit is set to " 1 ", the count source becomes the signal divided by 16 for $f\left(X_{i N}\right)$ (or $f\left(X_{C I N}\right)$ ). The detection time in this case is set to $f(X I N)=512 \mu$ s at 8 MHz frequency and $f(X C I N)=128 \mathrm{~ms}$ at 32 kHz frequency. This bit is cleared to " 0 " after resetting.

## -Operation of STP instruction disable bit

Bit 6 of the watchdog timer control register (address 001E16) permits disabling the STP instruction when the watchdog timer is in operation.
When this bit is " 0 ", the STP instruction is enabled.
When this bit is " 1 ", the STP instruction is disabled.
Once the STP instruction is executed, an internal reset occurs. When this bit is set to " 1 ", it cannot be rewritten to "0" by program. This bit is cleared to " 0 " after resetting.


Fig. 53 Block diagram of Watchdog timer


Fig. 54 Structure of Watchdog timer control register

## RESET CIRCUIT

To reset the microcomputer, $\overline{\operatorname{RESET}}$ pin should be held at an "L" level for $2 \mu$ s or more. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V and 5.5 V (4.0 V to 5.5 V for flash memory version), and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.54 V for Vcc of 2.7 V . For flash memory version, make sure that the reset input voltage is less than 0.8 V for Vcc of 4.0 V .


Fig. 55 Reset circuit example


Fig. 56 Reset sequence

## MITSUBISHI MICROCOMPUTERS 3886 Group

(1) Port P0 (P0)
(2) Port P0 direction register (POD)
(3) Port P1 (P1)
(4) Port P1 direction register (P1D)
(5) Port P2 (P2)
(6) Port P2 direction register (P2D)
(7) Port P3 (P3)
(8) Port P3 direction register (P3D)
(9) Port P4 (P4)
(10) Port P4 direction register (P4D)
(11) Port P5 (P5)
(12) Port P5 direction register (P5D)
(13) Port P6 (P6)
(14) Port P6 direction register (P6D)
(15) Port P7 (P7)
(16) Port P7 direction register (P7D)
(17) Port P8 (P8)
(18) Port P8 direction register (P8D)
(19) $I^{2} C$ data shift register (S0)
(20) ${ }^{1}{ }^{2} \mathrm{C}$ address register (SOD)
(21) $I^{2} \mathrm{C}$ status register ( S 1 )
(22) ${ }^{2} \mathrm{C}$ control register (S1D)
(23) ${ }^{2}{ }^{2} \mathrm{C}$ clock control register (S2)
(24) ${ }^{2} \mathrm{C}$ start/stop condition control register (S2D)
(25) Transmit/Receive buffer register (TB/RB)
(26) Serial I/O1 status register (SIO1STS)
(27) Serial I/O1 control register (SIO1CON)
(28) UART control register (UARTCON)
(29) Baud rate generator (BRG)
(30) Serial I/O2 control register (SIO2CON)
(31) Watchdog timer control register (WDTCON)
(32) Serial I/O2 register (SIO2)

Note : * The initial values depend on level of the CNVSs pin.
X : Not fixed
Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

## Address Register contents

| 000016 | 0016 |
| :---: | :---: |
| 000116 | 0016 |
| 000216 | 0016 |
| 000316 | 0016 |
| 000416 | 0016 |
| 000516 | 0016 |
| 000616 | 0016 |
| 000716 | 0016 |
| 000816 | 0016 |
| 000916 | 0016 |
| 000A16 | 0016 |
| 000B16 | 0016 |
| $000 \mathrm{C}_{16}$ | 0016 |
| 000D16 | 0016 |
| 000E16 | 0016 |
| 000F16 | 0016 |
| 001016 | 0016 |
| 001116 | 0016 |

001216 X XXXXXXXXXX
$001316 \square 0016$

| 001416 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | $0|X|$

$001516 \square 0016$
$001616 \quad 0016$

$001816 \times \mathrm{X}|\mathrm{X}| \mathrm{X}|\mathrm{X}| \mathrm{X}|\mathrm{X}| \mathrm{X} \mid \mathrm{X}$

001916 1 | $0 |$

$001 \mathrm{~A}_{16} \quad 0016$

001B16 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

001C $1_{6}$ X|X|X|X|X|X|X|X
$001 D_{16} 0016$

| $001 \mathrm{E}_{16}$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$|$

$001 F_{16}$ X X X X X $\quad \mathrm{X}|\mathrm{X}| \mathrm{XX}$
(33) Prescaler 12 (PRE12)
(34) Timer 1 (T1)
(35) Timer 2 (T2)
(36) Timer XY mode register (TM)
(37) Prescaler X (PREX)
(38) Timer X (TX)
(39) Prescaler Y (PREY)
(40) Timer $Y$ (TY)
(41) Data bus buffer register 0 (DBBO) 002816 $\triangle X|X| X|X| X|X| X \mid X$
(42) Data bus buffer status register 0 (DBBSTSO)
(43) Data bus buffer control register (DBBCON)
(44) Data bus buffer register 1 (DBB1) 002B $16 \times X|X| X|X| X \mid X$
(45) Data bus buffer status register 1 (DBBSTS1)
(46) Comparator data register (CMPD)
(47) Port control register 1 (PCTL1)
(48) Port control register 2 (PCTL2)
(49) PWMOH register (PWMOH)
(50) PWMOL register (PWMOL)
(51) PWM1H register (PWM1H)
(52) PWM1L register (PWM1L)
(53) AD/DA control register (ADCON)
(54) A-D conversion register 1 (AD1)
(55) D-A1 conversion register (DA1)
(56) D -A 2 conversion register (DA2)
(57) $A-D$ conversion register 2 (AD2)
(58) Interrupt source selection register (INTSEL)
(59) Interrupt edge selection register (INTEDGE)
(60) CPU mode register (CPUM)
(61) Interrupt request register 1 (IREQ1)
(62) Interrupt request register 2 (IREQ2)
(63) Interrupt control register 1 (ICON1)
(64) Interrupt control register 2 (ICON2)
(65) Flash memory control register (FCON
(66) Flash command register (FCMD)
(67) Processor status register
(68) Program counter

00291600016

002A16 0016
$002 \mathrm{C}_{16} \quad 0016$ 002D $16 \times X|X| X|X| X \mid X$ $002 \mathrm{E}_{16} \square 0016$
$002 F_{16} \quad 0016$

003016 X|X|X|X|X|X|X|X
003116 X|0|X|X|X|X|X
003216 X|X|X|X|X|X|X|X
003316 X 0 O|X|X|X|X|X

$\left.003416$| 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | 0 \right\rvert\, 0

003516 X $\mathrm{X}|\mathrm{X}| \mathrm{X}|\mathrm{X}| \mathrm{X}|\mathrm{X}| \mathrm{X}$

$003716 \square 0016$



| $003 B 16$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 | 1 | 0 | 0 | 1 | 0 | $*$ |

$003 \mathrm{C}_{16} \quad 0016$

| $003 \mathrm{D}_{16} \square 0016$ |
| :--- |
| $003 \mathrm{E}_{16} \square 0016$ |

$003 F_{16} \quad 0016$
0FFE ${ }_{16} \square 0016$
(PS) $x|x| x \mid 1 \times x$
(PCH) FFFD16 contents
(PCL) FFFC16 contents

Fig. 57 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 3886 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and Xout (XCIN and XcOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and Xcout.
Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins function as I/O ports.

## Frequency Control

(1) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8. After reset, this mode is selected.

## (2) High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (3) Low-speed mode

The internal clock $\phi$ is half the frequency of XCIN .

## ■ Note

If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(X I N)>3 f(X C I N)$.

## (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to " 1 ." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control

## (1) Stop mode

If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is " 0 ," the prescaler 12 is set to "FF16" and timer 1 is set to " 0116 ." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.
Either XIN or XCIN divided by 16 is input to the prescaler 12 as count source, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock $\phi$ is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to " 1 " before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the RESET pin until the oscillation is stable since a wait time will not be generated.

## (2) Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator does not stop. The internal clock $\phi$ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.


Fig. 58 Ceramic resonator circuit


Fig. 59 External clock input circuit


Note: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b4) to " 1 ".

Fig. 60 System clock generating circuit block diagram (Single-chip mode)


Fig. 61 State transitions of system clock

## PROCESSOR MODE

Single-chip mode, memory expansion mode, and microprocessor mode in the M38867M8A/E8A can be selected by changing the contents of the processor mode bits (CM0 and CM1 : b1 and b0 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 15 Port functions in memory expansion mode and microprocessor mode

| Port Name | Function |
| :---: | :---: |
| Port P0 | Outputs low-order 8 bits of address. |
| Port P1 | Outputs high-order 8 bits of address. |
| Port P2 | Operates as I/O pins for data D7 to Do (including instruction code). |
| Port P3 | P30 and P31 function only as output pins (except that the port latch cannot be read). <br> P32 is the $\overline{\text { ONW }}$ input pin. <br> P33 is the RESETOUT output pin. (Note) <br> P34 is the $\phi$ output pin. <br> P35 is the SYNC output pin. <br> P36 is the $\overline{W R}$ output pin, and P37 is the $\overline{R D}$ output pin. |

Note: If CNVss is connected to Vss, the microcomputer goes to singlechip mode after a reset, so that this pin cannot be used as the RESETOUT output pin.

## (1) Single-chip mode

Select this mode by resetting the microcomputer with CNVss connected to VSs.

## (2) Memory expansion mode

Select this mode by setting the processor mode bits (b1, b0) to "01" in software with CNVss connected to Vss. This mode enables external memory expansion while maintaining the validity of the internal ROM.
However, do not set this mode in the M38869M8A/MCA/MFA and the flash memory version.

## (3) Microprocessor mode

Select this mode by resetting the microcomputer with CNVss connected to Vcc, or by setting the processor mode bits to "10" in software with CNVss connected to Vss. In microprocessor mode, the internal ROM is no longer valid and external memory must be used.
Do not set this mode in the M38869M8A/MCA/MFA and the flash memory version.


Fig. 62 Memory maps in various processor modes


Note: This is not available for the products except M38867M8A/E8A.

Fig. 63 Structure of CPU mode register

## BUS CONTROL AT MEMORY EXPANSION

The M38867M8A/E8A have a built-in ONW function to facilitate access to an external (expanded) memory and I/O devices in memory expansion mode or microprocessor mode.
If an "L" level signal is input to the P32/ONW pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of $\phi$. During this extended term, the RD and $\overline{\mathrm{WR}}$ signals remain at "L." This extension function is valid only for writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16, and only read and write cycles are extended.


* Term where ONW input signal is received.

During this term, the ONW signal must be fixed at either "H" or "L". At all other times, the input level of the ONW signal has no affect on operations. The bus cycles is not extended for an address in the area 000816 to 043F16, because the ONW signal is not received.

Fig. 64 ONW function timing

## EPROM MODE

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. The One Time PROM version and the built-in EPROM version have the function of the M5M27C101 corresponding for writing to the built-in PROM. Set the address of PROM programmer in the user ROM area.

Table 16 Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| 80P6Q-A | PCA4738H-80A |
| 80D0 | PCA4738L-80A |

Table 17 PROM programmer setup

| Product name | PROM programmer setup |  | ROM area of <br> microcomputer |
| :---: | :---: | :---: | :---: |
|  | M5M27C101K <br> device | Writing <br> area |  |
| M38867E8AFS | 0FFD16 | 808016 <br> FFFD16 |  |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 65 is recommended to verify programming.


Caution : The screening temperature is far higher than the storage temperature. Never expose to $150^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 65 Programming and testing of One Time PROM version

## FLASH MEMORY MODE

The M38869FFAHP/GP has the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory.
The M38869FFAHP/GP has three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following explains these modes.

## (1) Flash memory mode 1 (parallel I/O mode)

The parallel I/O mode can be selected by connecting wires as shown in Figures 65 and supplying power to the VCC and VPP pins. In this mode, the M38869FFAHP/GP operates as an equivalent of MITSUBISHI's CMOS flash memory M5M28F101. However, because the M38869FFAHP/GP's internal memory has a capacity of 60 Kbytes, programming is available for addresses 0100016 to OFFFF16, and make sure that the data in addresses 0000016 to 00FFF16 and addresses 1000016 to 1FFFF16 are FF16. Note also that the M38869FFAHP/GP does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program conditions when using a general-purpose PROM programmer.
Table 18 shows the pin assignments when operating in the parallel input/output mode.

Table 18 Pin assignments of M38869FFAHP/GP when operating in the parallel input/output mode

|  | M38869FFAHP/GP | M5M28F101 |
| :---: | :---: | :---: |
| Vcc | Vcc | Vcc |
| VPP | CNVss | VPP |
| Vss | Vss | Vss |
| Address input | Ports P0, P1, P31 | A0-A16 |
| Data I/O | Port P2 | D0-D7 |
| $\overline{\mathrm{CE}}$ | P36 | $\overline{\mathrm{CE}}$ |
| $\overline{\mathrm{OE}}$ | P37 | $\overline{\text { OE }}$ |
| WE | P33 | WE |

## Functional Outline (parallel input/output mode)

In the parallel input/output mode, the M38869FFAHP/GP allow the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) depending on the voltage applied to the VPP pin. When VPP = VPPL, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the CE, OE, and WE pins. When VPP $=$ VPPH, the read/ write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the CE, OE, and WE pins. Table 19 shows assignment states of control input and each state.

## - Read

The microcomputer enters the read state by driving the CE, and OE pins low and the WE pin high; and the contents of memory corresponding to the address to be input to address input pins (A0-A16).
are output to the data input/output pins (D0-D7).

## - Output disable

The microcomputer enters the output disable state by driving the $\overline{C E}$ pin low and the WE and OE pins high; and the data input/output pins enter the floating state.

## - Standby

The microcomputer enters the standby state by driving the CE pin high. the M38869FFAHP/GP is placed in a power-down state consuming only a minimal supply current. At this time, the data input/ output pins enter the floating state.

## - Write

The microcomputer enters the write state by driving the VPP pin high $(\mathrm{VPP}=\mathrm{VPPH})$ and then the WE pin low when the CE pin is low and the OE pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this software command.

Table 19 Assignment sates of control input and each state

| Mode $\quad$ State |  | CE | OE | WE | VPP | Data I/O |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read-only | Read | VIL | VIL | VIH | VPPL | Output |
|  | Output disable | VIL | VIH | VIH | VPPL | Floating |
|  | Standby | VIH | $\times$ | $\times$ | VPPL | Floating |
| Read/Write | Read | VIL | VIL | VIH | VppH | Output |
|  | Output disable | VIL | VIH | VIH | VppH | Floating |
|  | Standby | VIH | $\times$ | $\times$ | VppH | Floating |
|  | Write | VIL | VIH | VIL | VppH | Input |

[^0]Table 20 Pin description (flash memory parallel I/O mode)

| Pin | Name | Input /Output | Functions |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply | - | Supply $5 \mathrm{~V} \pm 10$ \% to Vcc and 0 V to Vss. |
| CNVss | VPP input | Input | Connect to $5 \mathrm{~V} \pm 10$ \% in read-only mode, connect to 11.7 to 12.6 V in read/write mode. |
| RESET | Reset input | Input | Connect to Vss. |
| XIN | Clock input | Input | Connect a ceramic resonator between XIN and Xout. |
| Xout | Clock output | Output |  |
| AVSS | Analog supply input | - | Connect to Vss. |
| VREF | Reference voltage input | Input | Connect to Vss. |
| P00-P07 | Address input (A0-A7) | Input | Port P0 functions as 8 -bit address input (A0-A7). |
| P10-P17 | Address input (A8-A15) | Input | Port P1 functions as 8-bit address input (A8-A15). |
| P20-P27 | Data I/O (D0-D7) | 1/O | Function as 8-bit data's I/O pins (D0-D7). |
| P30-P37 | Control signal input | Input | P37, P36 and P33 function as the OE, CE and WE input pins respectively. P31 functions as the A16 input pin. Connect P30 and P32 to Vss. Input "H" or "L" to P34, P35, or keep them open. |
| P40-P47 | Input port P4 | Input | Connect P44, P46 to Vss. Input "H" or "L" to P40-P43, P45, P47, or keep them open. |
| P50-P57 | Input port P5 | Input | Input "H" or "L", or keep them open. |
| P60-P67 | Input port P6 | Input | Input "H" or "L", or keep them open. |
| P70-P77 | Input port P7 | Input | Input "H" or "L", or keep them open. |
| P80-P87 | Input port P8 | Input | Input "H" or "L", or keep them open. |



Fig. 66 Pin connection of M38869FFAHP/GP when operating in parallel input/output mode

## Read-only Mode

The microcomputer enters the read-only mode by applying VPPL to the VPP pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing
shown in Figure 67, and the M38869FFAHP/GP will output the contents of the user's specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read.


Fig. 67 Read timing

## Read/Write Mode

The microcomputer enters the read/write mode by applying VppH to the VPP pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the command (e.g, address and data) and control signals (this is called the second cycle). When this is done, the M38869FFAHP/GP executes the specified operation.

Table 21 shows the software commands and the input/output information in the first and the second cycles. The input address is latched internally at the falling edge of the WE input; software commands and other input data are latched internally at the rising edge of the WE input.
The following explains each software command. Refer to Figures 68 to 70 for details about the signal input/output timings.

Table 21 Software command (Parallel input/output mode)

| Symbol | First cycle |  | Second cycle |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Address input | Data input | Address input | Data I/O |
| Read | $\times$ | 0016 | Read address | Read data (Output) |
| Program | $\times$ | 4016 | Program address | Program data (Input) |
| Program verify | $\times$ | C016 | $\times$ | Verify data (Output) |
| Erase | $\times$ | 2016 | $\times$ | 2016 (Input) |
| Erase verify | Verify address | A016 | $\times$ | Verify data (Output) |
| Reset | $\times$ | FF16 | $\times$ | FF16 (Input) |
| Device identification | $\times$ | 9016 | ADI | DDI (Output) |

Note: ADI = Device identification address : manufacturer's code 0000016, device code 0000116
DDI = Device identification data : manufacturer's code 1C16, device code D016
X can be VIL or VIH.

## - Read command

The microcomputer enters the read mode by inputting command code " 0016 " in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 68, the M38869FFAHP/GP outputs the contents of the specified address from the data I/O pins to the external.

The read mode is retained until any other command is latched into the command latch. Consequently, once the M38869FFAHP/GP enters the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immediately after power-on is 0016 .


Fig. 68 Timings during reading

## - Program command

The microcomputer enters the program mode by inputting command code " 4016 " in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address which indicates a program location and data is input in the second cycle, the M38869FFAHP/GP internally latches the address at the falling edge of the WE input and the data at the rising edge of the WE input. The M38869FFAHP/GP starts programming at the rising edge of the WE input in the second cycle and finishes programming within $10 \mu \mathrm{~s}$ as measured by its internal timer. Programming is performed in units of bytes.
Note: A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 71 for the programming flowchart.

## - Program verify command

The microcomputer enters the program verify mode by inputting command code " C 016 " in the first cycle. This command is used to verify the programmed data after executing the program command. The command code is latched into the internal command latch at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 69, the M38869FFAHP/GP outputs the programmed address's contents to the external. Since the address is internally latched when the program command is executed, there is no need to input it in the second cycle.


Fig. 69 Input/output timings during programming (Verify data is output at the same timing as for read.)

## - Erase command

The erase command is executed by inputting command code 2016 in the first cycle and command code 2016 again in the second cycle. The command code is latched into the internal command latch at the rising edges of the WE input in the first cycle and in the second cycle, respectively. The erase operation is initiated at the rising edge of the WE input in the second cycle, and the memory contents are collectively erased within 9.5 ms as measured by the internal timer. Note that data 0016 must be written to all memory locations before executing the erase command.
Note: An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 71 for the erase flowchart.

## - Erase verify command

The user must verify the contents of all addresses after completing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code A016 in the first cycle. The address is internally latched at the falling edge of the WE input, and the command code is internally latched at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 70, the M38869FFAHP/GP outputs the contents of the specified address to the external.
Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase $\rightarrow$ erase verify" over again. In this case, however, the user does not need to write data 0016 to memory locations before erasing.


Fig. 70 Input/output timings during erasing (verify data is output at the same timing as for read.)

## - Reset command

The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF16 in the second cycle after inputting the erase or program command in the first cycle and again input command code FF16 in the third cycle, the erase or program command is disabled (i.e., reset), and the M38869FFAHP/GP is placed in the read mode. If the reset command is executed, the contents of the memory does not change.

## - Device identification code command

By inputting command code 9016 in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the WE input. At this time, the user can read out manufacture's code 1C16 (i.e., MITSUBISHI) by inputting 000016 to the address input pins in the second cycle; the user can read out device code D016 (i. e., 1M-bit flash memory) by inputting 000116.

These command and data codes are input/output at the same timing as for read.


Fig. 71 Programming/Erasing algorithm flow chart

# MITSUBISHI MICROCOMPUTERS <br> 3886 Group 

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 22 DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ISB1 | Vcc supply current (at standby) | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{CE}=\mathrm{V} \mathrm{IH}$ |  |  | 1 | mA |
| ISB2 |  | $\begin{aligned} & \mathrm{Vcc}=5.5 \mathrm{~V}, \\ & \mathrm{CE}=\mathrm{Vcc} \pm 0.2 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| ICC1 | Vcc supply current (at read) | $\begin{aligned} & \hline \mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{CE}=\mathrm{VIL}, \\ & \operatorname{tRC}=150 \mathrm{~ns}, \mathrm{IOUT}=0 \mathrm{~mA} \end{aligned}$ |  |  | 15 | mA |
| ICC2 | Vcc supply current (at program) | VPP = VPPH |  |  | 15 | mA |
| ICC3 | Vcc supply current (at erase) | VPP = VPPH |  |  | 15 | mA |
| IPP1 | VPP supply current (at read) | $0 \leq$ VPP $\leq$ Vcc |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VcC}<\mathrm{VPP} \leq \mathrm{VcC}+1.0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | VPP = VPPH |  |  | 100 | $\mu \mathrm{A}$ |
| IPP2 | VPP supply current (at program) | VPP = VPPH |  |  | 30 | mA |
| IPP3 | VPP supply current (at erase) | $\mathrm{VPP}=\mathrm{VPPH}$ |  |  | 30 | mA |
| VIL | "L" input voltage |  | 0 |  | 0.8 | V |
| VIH | "H" input voltage |  | 2.0 |  | Vcc | V |
| VOL | "L" output voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| VOH 1 | "H" output voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOH2 |  | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | Vcc -0.4 |  |  | V |
| VPPL | VPP supply voltage (read only) |  | Vcc |  | Vcc + 1.0 | V |
| VppH | VPP supply voltage (read/write) |  | 11.7 | 12.0 | 12.6 | V |

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)
Table 23 Read-only mode

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tRC | Read cycle time | 250 |  | ns |
| ta(AD) | Address access time |  | 250 | ns |
| ta(CE) | CE access time |  | 250 | ns |
| ta(OE) | OE access time |  | 100 | ns |
| tCLZ | Output enable time (after CE) | 0 |  | ns |
| tolz | Output enable time (after OE) | 0 |  | ns |
| tDF | Output floating time (after OE) |  | 35 | ns |
| tDH | Output valid time (after CE, OE, address) | 0 |  | ns |
| tWRR | Write recovery time (before read) | 6 |  | $\mu \mathrm{s}$ |

Table 24 Read/Write mode

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| twc | Write cycle time | 150 |  | ns |
| tAS | Address set up time | 0 |  | ns |
| tAH | Address hold time | 60 |  | ns |
| tDS | Data setup time | 50 |  | ns |
| tDH | Data hold time | 10 |  | ns |
| tWRR | Write recovery time (before read) | 6 |  | $\mu \mathrm{s}$ |
| tRRW | Read recovery time (before write) | 0 |  | $\mu \mathrm{s}$ |
| tcs | CE setup time | 20 |  | ns |
| tch | CE hold time | 0 |  | ns |
| tWP | Write pulse width | 60 |  | ns |
| tWPH | Write pulse waiting time | 20 |  | ns |
| tDP | Program time | 10 |  | $\mu \mathrm{s}$ |
| tDE | Erase time | 9.5 |  | ms |
| tVSC | VPP setup time | 1 |  | $\mu \mathrm{s}$ |

Note: Read timing of Read/Write mode is same as Read-only mode.

## (2) Flash memory mode 2 (serial I/O mode)

The M38869FFAHP/GP has a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) using only a few pins. This is called the serial I/O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input ), and OE pins high after
connecting wires as shown in Figures 72 and powering on the Vcc pin and then applying VPPH to the VPP pin.
In the serial I/O mode, the user can use six types of software commands: read, program, program verify, erase, erase verify and error check.
Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first).


Fig. 72 Pin connection of M38869FFAHP/GP when operating in serial I/O mode

Table 25 Pin description (flash memory serial I/O mode)

| Pin | Name | Input /Output | Functions |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply | - | Supply $5 \mathrm{~V} \pm 10$ \% to Vcc and 0 V to Vss. |
| CNVss | VPP input | Input | Connect to 11.7 to 12.6 V. |
| RESET | Reset input | Input | Connect to Vss. |
| XIN | Clock input | Input | Connect a ceramic resonator between XIN and Xout. |
| Xout | Clock output | Output |  |
| AVss | Analog supply input | - | Connect to Vss. |
| VREF | Reference voltage input | Input | Input an arbitrary level between the range of Vss and Vcc. |
| P00-P07 | Input port P0 | Input | Input "H" or "L", or keep them open. |
| P10-P17 | Input port P1 | Input | Input "H" or "L", or keep them open. |
| P20-P27 | Input port P2 | Input | Input "H" or "L", or keep them open. |
| P30-P36 | Input port P3 | Input | Input "H" or "L", or keep them open. |
| P37 | Control signal input | Input | $\overline{\text { OE input pin }}$ |
| $\begin{aligned} & \text { P40-P43, } \\ & \text { P45 } \end{aligned}$ | Input port P4 | Input | Input "H" or "L" to P40-P43, P45, or keep them open. |
| P44 | SDA I/O | I/O | This pin is for serial data I/O. |
| P46 | SCLK input | Input | This pin is for serial clock input. |
| P47 | $\bar{B} U S \bar{Y}$ output | Output | This pin is for BUSY signal output. |
| P50-P57 | Input port P5 | Input | Input "H" or "L", or keep them open. |
| P60-P67 | Input port P6 | Input | Input "H" or "L", or keep them open. |
| P70-P77 | Input port P7 | Input | Input "H" or "L", or keep them open. |
| P80-P87 | Input port P8 | Input | Input "H" or "L", or keep them open. |

## Functional Outline (serial I/O mode)

In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse.

Data is transferred in units of eight bits.
In the first transfer, the user inputs the command code. This is followed by address input and data input/output according to the contents of the command. Table 26 shows the software commands used in the serial I/O mode. The following explains each software command.

Table 26 Software command (serial I/O mode)

| Number of transfers |  | First command <br> code input | Second | Third |
| :--- | :---: | :--- | :--- | :--- |

## - Read command

Input command code 0016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified address, and then latchs it
into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin.


BUSY "L"

Note : When outputting the read data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit).

Fig. 73 Timings during reading

## - Program command

Input command code 4016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within $10 \mu \mathrm{~s}$ as measured by the internal timer, and the BUSY pin is pulled low.

Note : A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in the verification, the user must repeatedly execute the program command until the pass in the verification. Refer to Figure 71 for the programming flowchart.


Fig. 74 Timings during programming

## - Program verify command

Input command code C016 in the first transfer. Proceed and drive the OE pin low. When this is done, The M38869FFAHP/GP verifyreads the programmed address's contents, and then latchs it into
the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.


Note: When outputting the verify data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit).

Fig. 75 Timings during program verify

## - Erase command

Input command code 2016 in the first transfer and command code 2016 again in the second transfer. When this is done, the M38869FFAHP/GP executes an erase command. Erase is initiated at the last rising edge of the serial clock. The BUSY pin is driven high during the erase operation. Erase is completed within 9.5 ms as measured by the internal timer, and the BUSY pin is pulled low. Note that data 0016 must be written to all memory loca-
tions before executing the erase command.
Note: A erase operation is not completed by executing the erase command once. Always be sure to execute a erase verify command after executing the erase command. When the failure is found in the verification, the user must repeatedly execute the erase command until the pass in the verification. Refer to Figure 71 for the erase flowchart.


Fig. 76 Timings at erasing

## - Erase verify command

The user must verify the contents of all addresses after completing the erase command. Input command code A016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified address, and then latchs it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin,
the verify data that has been latched into the data latch is serially output from the SDA pin.
Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase $\rightarrow$ erase verify" over again. In this case, however, the user does not need to write data 0016 to memory locations before erasing.


Fig. 77 Timings during erase verify

## - Error check command

Input command code 8016 in the first transfer, and the M38869FFAHP/GP outputs error information from the SDA pin, beginning at the next falling edge of the serial clock. If the LSB bit of the 8 -bit error information is 1 , it indicates that a command error has occurred. A command error means that some invalid commands other than commands shown in Table 26 has been input. When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erroneous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). Therefore, if the user wants to execute an error check command,
temporarily drop the VpP pin input to the VppL level to terminate the serial input/output mode. Then, place the M38869FFAHP/GP into the serial I/O mode back again. The serial communication circuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit's error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command.


Note: When outputting the error flag, the SDA pin is switched for output at the first falling edge of the serial clock. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of the serial clock (at the 8th bit).

Fig. 78 Timings at error checking

Note: The programming/erasing algorithm flow chart of the serial I/O mode is the same as that of the parallel I/O mode. Refer to Figure 71.

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$, VPP = 11.7 to 12.6 V , unless otherwise noted) ICC, IPP-relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH, VOL, IIH, and IIL for the SCLK, SDA, BUSY, OE pins conform to the microcomputer modes.

Table 27 AC Electrical characteristics
( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$, VPP = 11.7 to $12.6 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tch | Serial transmission interval | 500(Note 1) |  | ns |
| tCR | Read waiting time after transmission | 500 ${ }^{\text {(Note 1) }}$ |  | ns |
| tWR | Read pulse width | 400(Note 2) |  | ns |
| tRC | Transfer waiting time after read | $500^{(\text {Note 1) }}$ |  | ns |
| tCRPV | Waiting time before program verify | 6 |  | $\mu \mathrm{s}$ |
| twP | Programming time |  | 10 | $\mu \mathrm{s}$ |
| tPC | Transfer waiting time after programming | 500(Note 1) |  | ns |
| tCREV | Waiting time before erase verify | 6 |  | ns |
| tWE | Erase time |  | 9.5 | ns |
| tEC | Transfer waiting time after erase | $500^{(\text {Note 1) }}$ |  | ns |
| tc(CK) | SCLK input cycle time | 250 |  | ns |
| tw(CKH) | SCLK high-level pulse width | 100 |  | ns |
| tw(CKL) | SCLK low-level pulse width | 100 |  | ns |
| tr(CK) | SCLK rise time | 20 |  | ns |
| tf(CK) | SCLK fall time | 20 |  | ns |
| td(C-Q) | SDA output delay time | 0 | 90 | ns |
| th(C-Q) | SDA output hold time | 0 |  | ns |
| th(C-E) | SDA output hold time (only the 8th bit) | 150(Note 3) | 250(Note 4) | ns |
| tsu(D-C) | SDA input set up time | 30 |  |  |
| th(C-D) | SDA input hold time | 90 |  |  |

Notes 1: When $f(X I N)=10 \mathrm{MHz}$ or less, calculate the minimum value according to formula 1 .
Formula $1: \frac{5000}{f(\text { XIN })} \times 10^{6}$
2: When $f(X I N)=10 \mathrm{MHz}$ or less, calculate the minimum value according to formula 2 .
Formula $2: \frac{4000}{f(X I N)} \times 10^{6}$
3: When $f(X I N)=10 \mathrm{MHz}$ or less, calculate the minimum value according to formula 3 .
Formula $3: \frac{1500}{f(X I N)} \times 10^{6}$
4: When $f(X I N)=10 \mathrm{MHz}$ or less, calculate the minimum value according to formula 4
Formula $4: \frac{2500}{f(X I N)} \times 10^{6}$

## AC waveforms



Test conditions for AC characteristics

- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}$ - Input timing voltage : $\mathrm{VIL}=0.2 \mathrm{Vcc}, \mathrm{VIH}=0.8 \mathrm{Vcc}$


## (3) Flash memory mode 3 (CPU reprogramming mode)

The M38869FFAHP/GP has the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU).
In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 79) and the flash command register (see Figure 80).
The CNVSs pin is used as the VPP power supply pin in CPU reprogramming mode. It is necessary to apply the power-supply voltage of VPPH from the external to this pin.

## Functional Outline (CPU reprogramming mode)

Figure 79 shows the flash memory control register bit configuration. Figure 80 shows the flash command register bit configuration.
Bit 0 of the flash memory control register is the CPU reprogramming mode select bit. When this bit is set to " 1 " and VPPH is applied to the CNVss/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 2 of the flash memory control register).
Bit 1 is a busy flag which becomes " 1 " during erase and program execution.

Whether these operations have been completed or not is judged by checking this flag after each command of erase and the program is executed.
Bits 4, 5 of the flash memory control register are the erase/program area select bits. These bits specify an area where erase and program is operated. When the erase command is executed after an area is specified by these bits, only the specified area is erased. Only for the specified area, programming is enabled; for the other areas, programming is disabled.
When CPU reprogramming mode is valid, the area where is not specified by the erase/program area select bits cannot be read out.
Transfer CPU reprogramming mode control program to internal RAM before entering the CPU reprogramming mode, and then execute this program on internal RAM.
If an interrupt occurs while this program is being executed, the flash memory area is accessed, but normally operation cannot be performed because the flash memory area cannot be read out. During CPU reprogramming mode control program execution, execute the processing such as interrupt disabled, etc.
Figure 81 shows the CPU mode register bit configuration in the CPU reprogramming mode. Set bits 1 and 0 to "00" (single-chip mode) in the CPU reprogramming mode.


Note: Bit 0 can be reprogrammed only when 0 V is applied to the CNVSS/VPP pin.

Fig. 79 Flash memory control register bit configuration

## - CPU reprogramming mode operation procedure

The operation procedure in CPU reprogramming mode is described below.
< Beginning procedure >
(1) Apply 0 V to the CNVss/VPP pin for reset release.
(2) After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
(3) Set " 1 " to the CPU reprogramming mode select bit.
(4) Apply VppH to the CNVss/Vpp pin.
(5) Wait till CNVss/VPP pin becomes 12 V .
(6) Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid.
(7) The operation of the flash memory is executed by software-com-mand-writing to the flash command register.
Note: The following are necessary other than this:
-Control for data which is input from the external (serial I/O
etc.) and to be programmed to the flash memory
-Initial setting for ports etc.
-Writing to the watchdog timer


Note: The flash command register is write-only register.

Fig. 80 Flash command register bit configuration
< Release procedure >
(1) Apply $0 V$ to the CNVss/VPP pin.
(2) Wait till CNVss/Vpp pin becomes OV.
(3) Set the CPU reprogramming mode select bit to "0."

Each software command is explained as follows.

## - Read command

When " 0016 " is written to the flash command register, the M38869FFAHP/GP enters the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition. The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read.
After reset and after the reset command is executed, the read mode is set.


Fig. 81 CPU mode register bit configuration in CPU rewriting mode

## - Program command

When " 4016 " is written to the flash command register, the M38869FFAHP/GP enters the program mode.
Subsequently to this, if the instruction (for instance, STA instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The erase/program busy flag of the flash memory control register is set to " 1 " when the program starts, and becomes " 0 " when the program is completed. Accordingly, after the write instruction is executed, CPU can recognize the completion of the program by polling this bit.
The programmed area must be specified beforehand by the erase/ program area select bits.
During programming, watchdog timer stops with "FFFF16" set.
Note: A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 82 for the flow chart of the programming.

## - Program verify command

When "C016" is written to the flash command register, the M38869FFAHP/GP enters the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously programmed address), the contents which has been written to the address actually is read.
CPU compares this read data with data which has been written by the previous program command. In consequence of the comparison, if not agreeing, the operation of "program $\rightarrow$ program verify" must be executed again.

## - Erase command

When writing "2016" twice continuously to the flash command register, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits.
Erase/program busy flag of the flash memory control register becomes " 1 " when erase begins, and it becomes " 0 " when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit.
Data "0016" must be written to all areas to be erased by the program and the program verify commands before the erase command is executed.
During erasing, watchdog timer stops with "FFFF16" set.
Note: The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 82 for the erasing flowchart.

## - Erase verify command

When "A016" is written to the flash command register, the M38869FFAHP/GP enters the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the address is read.
CPU must erase and verify to all erased areas in a unit of address.
If the address of which data is not "FF16" (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of "erase $\rightarrow$ erase verify" again.
Note: By executing the operation of "erase $\rightarrow$ erase verify" again when the memory not erased is found. It is unnecessary to write data " 0016 " before erasing in this case.

## - Reset command

The reset command is a command to discontinue the program or erase command on the way. When "FF16" is written to the command register two times continuously after " 4016 " or " 2016 " is written to the flash command register, the program, or erase command becomes invalid (reset), and the M38869FFAHP/GP enters the reset mode. The contents of the memory does not change even if the reset command is executed.

## DC Electric Characteristics

Note: The characteristic concerning the flash memory part are the same as the characteristic of the parallel I/O mode.

## AC Electric Characteristics

Note: The characteristics are the same as the characteristic of the microcomputer mode.


Fig. 82 Flowchart of program/erase operation at CPU reprogramming mode

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode $(T)$ and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero $(Z)$ flags are invalid.


## Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\mathrm{SRDY}} 1$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\mathrm{SRDY1}}$ output enable bit to "1."
Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. Sout2 pin for serial I/O2 goes to high impedance after transfer is completed.
When in serial I/O1 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."

## A-D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.
Therefore, make sure that $f(\mathrm{XIN})$ is at least on 500 kHz during an A-D conversion.
Do not execute the STP or WIT instruction during an A-D conversion.

## D-A Converter

The accuracy of the D-A converter becomes rapidly poor under the $\mathrm{Vcc}=4.0 \mathrm{~V}$ or less condition; a supply voltage of $\mathrm{Vcc} \geq 4.0 \mathrm{~V}$ is recommended. When a D-A converter is not used, set all values of D-Ai conversion registers ( $\mathrm{i}=1,2$ ) to "0016."

## Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The period of the internal clock $\phi$ is half of the XIN period in highspeed mode.
When the $\overline{\text { ONW }}$ function is used in modes other than single-chip mode, the period of the internal clock $\phi$ may be four times that of the XIN.

## NOTES ON USAGE

## Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin), between power source pin (Vcc pin) and analog power source input pin (AVss pin), and between program power source pin (CNVss/VPP) and GND pin for flash memory version when on-board reprogramming is executed. Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}-0.1$ $\mu \mathrm{F}$ is recommended.

## EPROM version/One Time PROM version/

 Flash memory versionThe CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well. To improve the noise reduction, connect a track between CNVSs pin and Vss pin or Vcc pin with 1 to $10 \mathrm{k} \Omega$ resistance.
The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.

## Erasing of Flash memory version

Set addresses 0100016 to 0FFFF16 as memory area for erasing in the parallel serial I/O mode and the serial I/O mode. If the memory area for erasing is set to mistaken area, the product may be permanently damaged.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Confirmation Form
2.Mark Specification Form
3.Data to be written to ROM, in EPROM form (three identical copies)

## DATA REQUIRED FOR One Time PROM PROGRAMMING ORDERS

The following are necessary when ordering a PROM programming service:
1.ROM Programming Confirmation Form
2.Mark Specification Form
3.Data to be programmed to PROM, in EPROM form (three identical copies)

## ELECTRICAL CHARACTERISTICS

Table 28 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltages (Note 1) | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| Vcc | Power source voltages (Note 2) |  | -0.3 to 6.5 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P57}$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$, VREF |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P70-P77 |  | -0.3 to 5.8 | V |
| VI | Input voltage $\overline{\text { RESET, XIN }}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss (Note 3) |  | -0.3 to 7 | V |
| VI | Input voltage CNVss (Note 4) |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss (Note 5) |  | -0.3 to 13 | V |
| Vo |  |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage P70-P77 |  | -0.3 to 5.8 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Notes 1: M38867M8A, M38867E8A
2: M38869M8A, M38869MCA, M38869MFA, M38869FFA
3: M38867M8A
4: M38869M8A, M38869MCA, M38869MFA
5: M38867E8A, M38869FFA

Table 29 Recommended operating conditions
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Note: When Vcc is 4.0 to 5.5 V .

Table 30 Recommended operating conditions
（Vcc＝ 2.7 to 5.5 V ，Vcc＝ 4.0 to 5.5 V for flash memory version， $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$ ，unless otherwise noted）

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P00－P07，P10－P17，P20－P27，P30－P37，P80－P87（Note） |  |  | －80 | mA |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P40－P47，P50－P57，P60－P67（Note） |  |  | －80 | mA |
| ミloL（peak） | ＂L＂total peak output current | P00－P07，P10－P17，P20－P23，P30－P37，P80－P87（Note） |  |  | 80 | mA |
| ミlOL（peak） | ＂L＂total peak output current P24－P27（Note） | In single－chip mode |  |  | 80 | mA |
|  |  | In memory expansion mode In microprocessor mode |  |  | 40 | mA |
| ミloL（peak） | ＂L＂total peak output current | P40－P47，P50－P57，P60－P67，P70－P77（Note） |  |  | 80 | mA |
| ElOH（avg） | ＂H＂total average output current | P00－P07，P10－P17，P20－P27，P30－P37，P80－P87（Note） |  |  | －40 | mA |
| ElOH（avg） | ＂H＂total average output current | P40－P47，P50－P57，P60－P67（Note） |  |  | －40 | mA |
| EloL（avg） | ＂L＂total average output current | P00－P07，P10－P17，P20－P23，P30－P37，P80－P87（Note） |  |  | 40 | mA |
| ElOL（avg） | ＂ L ＂total average output current P24－P27（Note） | In single－chip mode |  |  | 40 | mA |
|  |  | In memory expansion mode In microprocessor mode |  |  | 40 | mA |
| EloL（avg） | ＂L＂total average output current P40－P47，P50－P57，P60－P67，P70－P77（Note） |  |  |  | 40 | mA |

Note ：The total output current is the sum of all the currents flowing through all the applicable ports．The total average current is an average value measured over 100 ms ．The total peak current is the peak value of all the currents．

Table 31 Recommended operating conditions
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IOH(peak) | " H " peak output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P67, P80-P87 (Note 1) } \end{aligned}$ |  |  | -10 | mA |
| IOL(peak) | "L" peak output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P23, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77, P80-P87 (Note 1) } \end{aligned}$ |  |  | 10 | mA |
| IOL(peak) | "L" peak output current P24-P27 (Note 1) | In single-chip mode |  |  | 20 | mA |
|  |  | In memory expansion mode In microprocessor mode |  |  | 10 | mA |
| IOH(avg) | "H" average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P67, P80-P87 (Note 2) } \end{aligned}$ |  |  | -5 | mA |
| IOL(avg) | "L" average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P23, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P67, P70-P77, P80-P87 (Note 2) } \end{aligned}$ |  |  | 5 | mA |
| IOL(avg) | "L" peak output current P24-P27 (Note 2) | In single-chip mode |  |  | 15 | mA |
|  |  | In memory expansion mode In microprocessor mode |  |  | 5 | mA |
| f (XIN) | Main clock input oscillation frequency (Note 3) | $\begin{aligned} & \text { High-speed mode } \\ & 4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | 10 | MHz |
|  |  | High-speed mode $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ |  |  | 4.5 Vcc-8 | MHz |
|  |  | $\begin{aligned} & \text { Middle-speed mode } \\ & 4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | 10 | MHz |
|  |  | $\begin{array}{\|l\|} \hline \text { Middle-speed mode } \\ 2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V} \text { (Note 5) } \\ \hline \end{array}$ |  |  | 10 | MHz |
|  |  | Middle-speed mode <br> 2.7 V $\leq$ Vcc $\leq 4.0 \mathrm{~V}$ (Note 5 ) |  |  | 4.5 Vcc-8 | MHz |
| $\mathrm{f}(\mathrm{XCIN})$ | Sub-clock input oscillation frequency (Notes 3, 4) |  |  | 32.768 | 50 | kHz |

Notes 1: The peak output current is the peak current flowing in each port.
2: The average output current loL(avg), $\operatorname{loh(avg)}$ are average value measured over 100 ms .
3: When the oscillation frequency has a duty cycle of $50 \%$.
4: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f($ XCIN $)<f(X I N) / 3$.
5: When using the timer X/Y, timer 1/2, serial I/O1, serial I/O2, A-D converter, comparator, and PWM, set the main clock input oscillation frequency to the max. $4.5 \mathrm{VCc}-8(\mathrm{MHz})$.

Table 32 Electrical characteristics
( $\mathrm{Vcc}=2.7$ to 5.5 V , $\mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vон | "H" output voltageP00-P07, P10-P17, P20-P27P30-P37, P40-P47, P50-P57P60-P67, P80-P87 (Note) | $\begin{aligned} & \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | "L" output voltage$\begin{aligned} & \text { P00-P07, P10-P17, P20-P27 } \\ & \text { P30-P37, P40-P47, P50-P57 } \\ & \text { P60-P77, P70-P77, P80-P87 } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {+ }+-\mathrm{V}^{-}-1}$ | Hysteresis CNTRo, CNTR1, INT0, INT1 INT20-INT40, INT21-INT41 P30-P37 |  |  | 0.4 |  | V |
|  | Hysteresis RxD, ScLK1, SIN2, ScLK2 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {T+ }}$ - $\mathrm{V}_{\text {- }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| ІІн | $\begin{aligned} & \text { "H" input current } \\ & \text { P00-P07, P10-P17, P20-P27 } \\ & \text { P30-P3, P40-P47, P50-P57 } \\ & \text { P60-P67, P70-P77, P80-P87 } \end{aligned}$ | $V_{1}=V c c$ <br> (Pin floating. Pull-up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | V I $=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IH | " H " input current XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}$ |  | 4 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P10-P17, P20-P27 P30-P37, P40-P47, P50-P57 P60-P67, P70-P77, P80-P87 | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ <br> (Pin floating. Pull-up transistors "off") |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current $\overline{\text { RESET, CNVss }}$ | V I $=$ Vss |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V I $=\mathrm{Vss}$ |  | -4 |  | $\mu \mathrm{A}$ |
| IIL | " L " input current P30-P37 (at Pull-up) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{Vss} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ | -20 | -60 | -120 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{VI}=\mathrm{VSS} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |

Note: $\mathrm{P} 00-\mathrm{P} 03$ are measured when the $\mathrm{P} 00-\mathrm{P} 03$ output structure selection bit of the port control register 1 (bit 0 of address 002 E 16 ) is " 0 ". $\mathrm{P} 04-\mathrm{P} 07$ are measured when the $\mathrm{P} 04-\mathrm{P} 07$ output structure selection bit of the port control register 1 (bit 1 of address 002E16) is " 0 ". $\mathrm{P} 10-\mathrm{P} 13$ are measured when the $\mathrm{P} 10-\mathrm{P} 13$ output structure selection bit of the port control register 1 (bit 2 of address 002E16) is " 0 ". $\mathrm{P} 14-\mathrm{P} 17$ are measured when the P14-P17 output structure selection bit of the port control register 1 (bit 3 of address 002E16) is " 0 ". $\mathrm{P} 42, \mathrm{P} 43, \mathrm{P} 44$, and P 46 are measured when the P 4 output structure selection bit of the port control register 2 (bit 2 of address 002 F 16 ) is " 0 ". $P 45$ is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".

Table 33 Electrical characteristics
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power source current | High-speed mode <br> $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$ <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "off" |  |  | 8.0 | 15 | mA |
|  |  | High-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" |  |  | 6.8 | 13 | mA |
|  |  | $\begin{aligned} & \text { High-speed mode } \\ & \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz} \text { (in WIT state) } \\ & \mathrm{f}(\mathrm{XCIN)}=32.768 \mathrm{kHz} \\ & \text { Output transistors "off" } \end{aligned}$ |  |  | 1.6 |  | mA |
|  |  | Low-speed mode $\mathrm{f}(\mathrm{XIN})=$ stopped $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" |  |  | 60 | 200 | $\mu \mathrm{A}$ |
|  |  | Low-speed mode <br> $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 20 | 40 | $\mu \mathrm{A}$ |
|  |  | Low-speed mode (Vcc = 3 V ) <br> $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "off" |  |  | 20 | 55 | $\mu \mathrm{A}$ |
|  |  | Low-speed mode (VCC = 3 V ) $\mathrm{f}(\mathrm{XIN})=$ stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 8.0 | 20.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Middle-speed mode } \\ & \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=\text { stopped } \\ & \text { Output transistors "off" } \end{aligned}$ |  |  | 4.0 | 7.0 | mA |
|  |  | $\begin{aligned} & \text { Middle-speed mode } \\ & \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz} \text { (in WIT state) } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stopped } \\ & \text { Output transistors "off" } \end{aligned}$ |  |  | 1.5 |  | mA |
|  |  | Increment when A-D conversion is executed$f(X I N)=10 \mathrm{MHz}$ |  |  | 800 |  | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

# MITSUBISHI MICROCOMPUTERS <br> 3886 Group 

Table 34 A-D converter characteristics (1)
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Vref}=2.0 \mathrm{~V}$ to Vcc , $\mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)
10-bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is " 0 ")

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 10 | bit |
| - | Absolute accuracy (excluding quantization error) |  | $\mathrm{VCC}=\mathrm{VREF}=5.0 \mathrm{~V}$ |  |  | $\pm 4$ | LSB |
| tCONV | Conversion time |  |  |  |  | 61 | 2tc(XIN) |
| RLADDER | Ladder resistor |  |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current | at A-D converter operated | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  | at A-D converter stopped | VREF $=5.0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| I(AD) | A-D port input current |  |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Table 35 A-D converter characteristics (2)
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{VreF}=2.0 \mathrm{~V}$ to Vcc , $\mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)
8 -bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is " 1 ")

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 8 | bit |
| - | Absolute accuracy (excluding quantization error) |  | $\mathrm{VCC}=\mathrm{V}$ REF $=5.0 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
| tCONV | Conversion time |  |  |  |  | 50 | 2tc(XIN) |
| Rladder | Ladder resistor |  |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IvREF | Reference power source input current | at A-D converter operated | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  | at A-D converter stopped | VREF $=5.0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| I(AD) | A-D port input current |  |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Table 36 D-A converter characteristics
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, Vref $=2.7 \mathrm{~V}$ to $\mathrm{Vcc}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 8 | Bits |
| - | Absolute accuracy | $\mathrm{Vcc}=4.0-5.5 \mathrm{~V}$ |  |  |  | 1.0 | \% |
|  |  | $\mathrm{VcC}=2.7-4.0 \mathrm{~V}$ |  |  |  | 2.5 | \% |
| tsu | Setting time |  |  |  |  | 3 | $\mu \mathrm{s}$ |
| RO | Output resistor |  |  | 1 | 2.5 | 4 | k $\Omega$ |
| IvREF | Reference power source input current (Note 1) |  |  |  |  | 3.2 | mA |

Note 1: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being " 0016 ".
Table 37 Comparator characteristics
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vcc}=4.0$ to 5.5 V for flash memory version, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Absolute accuracy | 1LSB = Vcc/16 |  |  | 1/2 | LSB |
| Tconv | Conversion time | at 10 MHz operating |  |  | 2.8 | $\mu \mathrm{s}$ |
|  |  | at 8 MHz operating |  |  | 3.5 | $\mu \mathrm{S}$ |
|  |  | at 4 MHz operating |  |  | 7 | $\mu \mathrm{s}$ |
| VIA | Analog input voltage |  | 0 |  | Vcc | V |
| IIA | Analog input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| Rladder | Ladder resistor |  | 20 | 40 | 50 | $\mathrm{k} \Omega$ |
| CMPref | Internal reference voltage |  |  | $\begin{gathered} 29 \mathrm{Vcc} \\ / 32 \end{gathered}$ |  | V |
|  | External reference input voltage |  | Vcc/32 |  | Vcc | V |

## TIMING REQUIREMENTS

Table 38 Timing requirements (1)
(Vcc = 4.0 to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time | 100 |  |  | ns |
| twh(Xin) | Main clock input "H" pulse width | 40 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 40 |  |  | ns |
| tc(XCIN) | Sub-clock input cycle time | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub-clock input "H" pulse width | 5 |  |  | $\mu \mathrm{s}$ |
| twL (XCIN) | Sub-clock input "L" pulse width | 5 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 200 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | 80 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 80 |  |  | ns |
| twh(INT) | INT0, INT1, INT 20, INT30, INT40, INT21, INT31, INT41 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "L" pulse width | 80 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| tWH(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-ScLK1) | Serial I/O1 input setup time | 220 |  |  | ns |
| th(SCLK1-RxD) | Serial I/O1 input hold time | 100 |  |  | ns |
| tC(SCLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(SIN2-SCLK2) | Serial I/O2 input setup time | 200 |  |  | ns |
| th(SCLK2-SIN2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note : When bit 6 of address 001A16 is " 1 " (clock synchronous).
Divide this value by four when bit 6 of address 001A16 is " 0 " (UART).

Table 39 Timing requirements (2)
(Vcc = 2.7 to 4.0 V, Vss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESE}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time | 1000/(4.5Vcc-8) |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 400/(4.5Vcc-8) |  |  | ns |
| twL(Xin) | Main clock input "L" pulse width | 400/(4.5Vcc-8) |  |  | ns |
| tc(XCIN) | Sub-clock input cycle time | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub-clock input "H" pulse width | 5 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub-clock input "L" pulse width | 5 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 500 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | 230 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 230 |  |  | ns |
| twh(INT) | INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "H" pulse width | 230 |  |  | ns |
| twL (INT) | INT0, INT 1, INT 20, INT30, INT40, INT21, INT31, INT41 input "L" pulse width | 230 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| twh(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK1) | Serial I/O1 input setup time | 400 |  |  | ns |
| th(SCLK1-RxD) | Serial I/O1 input hold time | 200 |  |  | ns |
| tc(Sclk2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| twL(SCLK2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(SIN2-ScLK2) | Serial I/O2 input setup time | 400 |  |  | ns |
| th(SCLK2-SIN2) | Serial I/O2 input hold time | 300 |  |  | ns |

Note : When bit 6 of address 001A16 is "1" (clock synchronous).
Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 40 Timing requirements for system bus interface
(Vcc $=4.0$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu (S-R) | $\overline{\mathrm{So}}, \overline{\mathrm{S}} 1$ setup time | 0 |  |  | ns |
| tsu (S-W) | $\overline{\mathrm{So}}, \overline{\mathrm{S}}$ s setup time | 0 |  |  | ns |
| th (R-S) | $\overline{\mathrm{S} 0}, \overline{\mathrm{~S}} 1$ hold time | 0 |  |  | ns |
| th (W-S) | $\overline{\mathrm{S} 0}, \overline{\mathrm{~S}} 1$ hold time | 0 |  |  | ns |
| tsu (A-R) | A0 setup time | 10 |  |  | ns |
| tsu (A-W) | A0 setup time | 10 |  |  | ns |
| th (R-A) | A0 hold time | 0 |  |  | ns |
| th (W-A) | A0 hold time | 0 |  |  | ns |
| tw (R) | Read pulse width | 120 |  |  | ns |
| tw (W) | Write pulse width | 120 |  |  | ns |
| tsu (D-W) | Before write data input setup time | 50 |  |  | ns |
| th (W-D) | After write data input hold time | 0 |  |  | ns |

Table 41 Timing requirements for system bus interface
(Vcc = 2.7 to 4.0 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu (S-R) | $\overline{\mathrm{So}}, \overline{\mathrm{S} 1}$ setup time | 0 |  |  | ns |
| tsu (S-W) | $\overline{\text { So, }}, \overline{\text { S1 }}$ setup time | 0 |  |  | ns |
| th (R-S) | $\overline{\mathrm{So}}, \overline{\mathrm{S}} 1$ hold time | 0 |  |  | ns |
| th (W-S) | $\overline{\mathrm{So}}, \overline{\mathrm{S} 1}$ hold time | 0 |  |  | ns |
| tsu (A-R) | A0 setup time | 30 |  |  | ns |
| tsu (A-W) | A0 setup time | 30 |  |  | ns |
| th (R-A) | A0 hold time | 0 |  |  | ns |
| th (W-A) | A0 hold time | 0 |  |  | ns |
| tw (R) | Read pulse width | 250 |  |  | ns |
| tw (W) | Write pulse width | 250 |  |  | ns |
| tsu (D-W) | Before write data input setup time | 130 |  |  | ns |
| th (W-D) | After write data input hold time | 0 |  |  | ns |

## MITSUBISHI MICROCOMPUTERS <br> 3886 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 42 Switching characteristics 1
(Vcc = 4.0 to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tWH (SCLK1) | Serial I/O1 clock output "H" pulse width | Fig. 83 | tC(SCLK1)/2-30 |  |  | ns |
| tWL (SCLK1) | Serial I/O1 clock output "L" pulse width |  | tc(SCLK1)/2-30 |  |  | ns |
| td (SCLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 140 | ns |
| tv (SCLK1-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| tr (SCLK1) | Serial I/O1 clock output rising time |  |  |  | 30 | ns |
| tf (SCLK1) | Serial I/O1 clock output falling time |  |  |  | 30 | ns |
| tWH (SCLK2) | Serial I/O2 clock output "H" pulse width | Fig. 84 | tc(SCLK2)/2-160 |  |  | ns |
| tWL (SCLK2) | Serial I/O2 clock output "L" pulse width |  | tc(SCLK2)/2-160 |  |  | ns |
| td (SCLK2-SOUT2) | Serial I/O2 output delay time |  |  |  | 200 | ns |
| tv (SCLK2-SOUT2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf (SCLK2) | Serial I/O2 clock output falling time |  |  |  | 30 | ns |
| tr (CMOS) | CMOS output rising time (Note 2) | Fig. 83 |  | 10 | 30 | ns |
| tf (CMOS) | CMOS output falling time (Note 2) |  |  | 10 | 30 | ns |

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: The XOUT pin is excluded.

Table 43 Switching characteristics 2
(Vcc = 2.7 to $4.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tWH (SCLK1) | Serial I/O1 clock output "H" pulse width | Fig. 83 | tc(SCLK1)/2-50 |  |  | ns |
| tWL (SCLK1) | Serial I/O1 clock output "L" pulse width |  | tc(SCLK1)/2-50 |  |  | ns |
| td (SCLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 350 | ns |
| tV (SCLK1-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK1) | Serial I/O1 clock output rising time |  |  |  | 50 | ns |
| tf (SCLK1) | Serial I/O1 clock output falling time |  |  |  | 50 | ns |
| tWH (SCLK2) | Serial I/O2 clock output "H" pulse width | Fig. 84 | tc(SCLK2)/2-240 |  |  | ns |
| tWL (SCLK2) | Serial I/O2 clock output "L" pulse width |  | tc(ScLK2)/2-240 |  |  | ns |
| td (SCLK2-SOUT2) | Serial I/O2 output delay time |  |  |  | 400 | ns |
| tv (SCLK2-SOUT2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf (SCLK2) | Serial I/O2 clock output falling time |  |  |  | 50 | ns |
| tr (CMOS) | CMOS output rising time (Note 2) | Fig. 83 |  | 20 | 50 | ns |
| tf (CMOS) | CMOS output falling time (Note 2) |  |  | 20 | 50 | ns |

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: The Xout pin is excluded.

Table 44 Switching characteristics for system bus interface
(Vcc = 4.0 to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| ta(R-D) | After read data output enable time |  |  | 80 | ns |
| tv(R-D) | After read data output disable time | 0 |  | 30 | ns |
| tPLH(R-OBF) | After read OBF00, OBF01, OBF10 output propagation time |  |  | 150 | ns |

Table 45 Switching characteristics for system bus interface (Vcc =2.7 to 4.0 V, Vss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| ta(R-D) | After read data output enable time |  |  | 130 | ns |
| tv(R-D) | After read data output disable time | 0 |  | 85 | ns |
| tPLH(R-OBF) | After read OBF00, OBF01, OBF10 output propagation time |  |  | 300 | ns |

Table 46 Timing requirements in memory expansion mode and microprocessor mode
( $\mathrm{Vcc}=4.0$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, in high-speed mode, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu ( $\overline{\text { ONW }}$ - $\phi$ ) | $\overline{\text { ONW }}$ input setup time | -20 |  |  | ns |
| th ( $\phi$ - $\overline{\text { ONW }}$ ) | ONW input hold time | -20 |  |  | ns |
| tsu (DB- $\phi$ ) | Data bus setup time | 50 |  |  | ns |
| th ( $\phi$-DB) | Data bus hold time | 0 |  |  | ns |
| tsu ( $\overline{\mathrm{ONW}}-\overline{\mathrm{RD}})$, tsu ( $\overline{\mathrm{ONW}}-\overline{\mathrm{WR}}$ ) | $\overline{\text { ONW input setup time }}$ | -20 |  |  | ns |
| th ( $\overline{\mathrm{RD}}-\overline{\mathrm{ONW}}$ ), th ( $\overline{\mathrm{WR}}-\overline{\mathrm{ONW}}$ ) | $\overline{\text { ONW input hold time }}$ | -20 |  |  | ns |
| tsu (DB-RD) | Data bus setup time | 50 |  |  | ns |
| th ( $\overline{\mathrm{RD}}-\mathrm{DB}$ ) | Data bus hold time | 0 |  |  | ns |

Table 47 Switching characteristics in memory expansion mode and microprocessor mode
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, in high-speed mode, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tC( $\phi$ ) | $\phi$ clock cycle time | Fig. 83 |  | 2tc(XIN) |  | ns |
| twh( $\phi$ ) | $\phi$ clock "H" pulse width |  | tC(XIN)-10 |  |  | ns |
| twL $(\phi)$ | $\phi$ clock "L" pulse width |  | tC(XIN)-10 |  |  | ns |
| $\operatorname{td}(\phi-\mathrm{AH})$ | AD15-AD8 delay time |  |  | 16 | 35 | ns |
| td ( $\phi-\mathrm{AL}$ ) | AD7-AD0 delay time |  |  | 20 | 40 | ns |
| tv( $\phi$ - AH ) | AD15-AD8 valid time |  | 2 | 5 |  | ns |
| tv( $\phi-\mathrm{AL}$ ) | AD7-AD0 valid time |  | 2 | 5 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 16 |  | ns |
| tV( $\phi$-SYNC) | SYNC valid time |  |  | 5 |  | ns |
| td( $\phi$-DB) | Data bus delay time |  |  | 15 | 30 | ns |
| tv( $\phi$-DB) | Data bus valid time |  | 10 |  |  | ns |
| twL(RD), twL (WR) | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tC(XIN)-10 |  |  | ns |
|  | $\overline{R D}$ pulse width, $\overline{W R}$ pulse width (When one-wait is valid) |  | 3tC(XIN)-10 |  |  | ns |
| $\operatorname{td}(\mathrm{AH}-\overline{\mathrm{RD}}), \mathrm{td}(\mathrm{AH}-\overline{\mathrm{WR}})$ | AD15-AD8 delay time |  | tc(XIN)-35 | tc(XIN)-16 |  | ns |
| $\operatorname{td}(\mathrm{AL}-\overline{\mathrm{RD}}), \mathrm{td}(\mathrm{AL}-\overline{\mathrm{WR}})$ | AD7-AD0 delay time |  | tC(XIN)-40 | tC(XIN)-20 |  | ns |
| tv( $\overline{\mathrm{RD}}-\mathrm{AH}), \mathrm{tv}(\overline{\mathrm{WR}}$-AH) | AD15-AD8 valid time |  | 2 | 5 |  | ns |
| tv( $\overline{\mathrm{RD}}-\mathrm{AL}), \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AL})$ | AD7-AD0 valid time |  | 2 | 5 |  | ns |
| td( $\overline{\mathrm{WR}}$-DB) | Data bus delay time |  |  | 15 | 30 | ns |
| tv(WR-DB) | Data bus valid time |  | 10 |  |  | ns |
| td( $\overline{\text { RESET- }} \overline{\text { RESETOUT }})$ | RESETOUT output delay time |  |  |  | 200 | ns |
| tv( $\phi$-RESETOUT $)$ | RESETOUT output valid time (Note) |  | 0 |  | 100 | ns |

Note: The $\overline{R E S E T O U T}$ output goes " H " in synchronized with the rise of the $\phi$ clock that is anywhere between a few cycles and 10-several cycles after $\overline{\mathrm{RESET}}$ input goes "H".


Fig. 83 Circuit for measuring output switching characteristics (1)


Fig. 84 Circuit for measuring output switching characteristics (2)

Timing diagram in single-chip mode


INTo, INT 1 INT20, INT30,INT40


Fig. 85 Timing diagram (1) (in single-chip mode)

Timing diagram in memory expansion mode and microprocessor mode (1)


Timing diagram in microprocessor mode



Fig. 86 Timing diagram (2) (in memory expansion mode and microprocessor mode)

Timing diagram in memory expansion mode and microprocessor mode (2)

(At CPU reading)
$\overline{R D}$

DB0-DB7

(At CPU writing)


Fig. 87 Timing diagram (3) (in memory expansion mode and microprocessor mode)

System bus interface timing diagram
Read operation


Write operation


Outside of parenthesis : TTL I/O
Inside of parenthesis: CMOS I/O

Fig. 88 Timing diagram (4) (system bus interface)

Table 48 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics

| Symbol | Parameter | Standard clock mode |  | High-speed clock mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tBUF | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| thD; STA | Hold time for START condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tLow | Hold time for ScL clock = "0" | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| tR | Rising time of both ScL and SDA signals |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| tHIGH | Hold time for SCL clock = "1" | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tF | Falling time of both SCL and SDA signals |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| tSU;DAT | Data setup time | 250 |  | 100 |  | ns |
| tSU;STA | Setup time for repeated START condition | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tSU;STO | Setup time for STOP condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |

Note: $\mathrm{Cb}=$ total capacitance of 1 bus line


Fig. 89 Timing diagram of multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS

## PACKAGE OUTLINE

80P6Q-A


80D0

| EIAJ Package Code | JEDEC Code | Weight(g) |
| :---: | :---: | :---: |
| - | - |  |



80P6S-A


| Rev. No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 1.0 | First Edition | 980216 |
| 2.0 | The contents of flash memory version were added. | 980716 |
| 2.1 | All pages; "PRELIMINARY Notice: This is..." eliminated. <br> Page 1; The second "In high-speed mode" of "Power dissipation" eliminated. <br> Page 1; "Memory expansion" is revised. <br> Page 1; Explanation of "<Flash memory mode>" is revised. <br> Page 1; Notes 2 is changed. <br> Page 1; Some words of "APPLICATION" are added. <br> Page 2; Figure 1 and Figure 2 are partly revised. <br> Page 3; Figure 3 is added. <br> Page 7; Figure 5 is partly revised. <br> Page 8; Figure 6 is partly revised. <br> Page 8; Some products are added into Table 3. <br> Page 9; Note into Figure 7 is revised. <br> Page 10; Note into Figure 8 is revised. <br> Page 11; Note into Figure 9 is added. <br> Page 41; Explanation of "I2C Data Shift Register" is partly revised. <br> Page 42; Explanation of "I2C Clock Control Regsiter" is partly revised. <br> Page 42; Note 1 into Table 10 is partly revised. <br> Page 50; (6) and (7) of "Precaution when using multi-master $I^{2} C$ BUS interface" are added. <br> Page 51; Figure 48 is partly revised. <br> Page 56; Explanation of "RESET CIRCUIT" is partly revised. <br> Page 56; Note into Figure 55 is revised. <br> Page 60; Figure 61 is partly revised. <br> Page 61; Explanation of "PROCESSOR MODE" is partly revised. <br> Page 61; Explanation into Figure 62 is eliminated partly. <br> Page 61; Note into Figure 63 is revised. <br> Page 66; Figure 66 is partly revised. | 000114 |


| Rev. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 2.1 | Page 73; Minimum limits of VPPH into Table 22 is revised. <br> Page 74; Figure 72 is partly revised. <br> Page 81; Explanation of "Flash memory mode 3 (CPU reprogramming mode)" is added. <br> Page 81; Note into Figure 79 is eliminated partly. <br> Page 82; "CPU reprogramming mode operation procedure" is eliminated partly. <br> Page 82; Figure 81 is partly revised. <br> Page 86; Explanation of "Handling of Power Source Pins" is added. <br> Page 86; Explanation of "Erasing of Flash memory version" is added. <br> Page 87; Parameter into Table 28 is partly revised. <br> Page 88; Parameter into Table 29 is partly revised. <br> -Mask ROM confirmation forms are eliminated. <br> * Refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series $\rightarrow$ Mask ROM Confirmation Forms] <br> -ROM programming confirmation form is eliminated. <br> * Refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series $\rightarrow$ Mask ROM Confirmation Forms] <br> -Mark specification form is eliminated. <br> * Refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series $\rightarrow$ Mask ROM Confirmation Forms $\rightarrow$ ROM Ordering Method $\rightarrow$ Mark Specification Forms] <br> Page 107; Package outline for 80P6S-A is added. | 000114 |
|  |  |  |

## RenesasTechnology Corp. <br> Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

- Keep safety first in your circuit designs

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials
These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
rights, or any other rights, belonging to Mitsubishi Electric Cororation rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application example
All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. oration by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein,
Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, eerospace, nuclear, or undersea repeater use
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited


[^0]:    Note: $\times$ can be VIL or VIH.

