

M48T513Y* M48T513V*

5.0 or 3.3V, 4 Mbit (512 Kbit x 8) TIMEKEEPER® SRAM

FEATURES SUMMARY

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, and CRYSTAL
- YEAR 2000 COMPLIANT
- BCD CODED CENTURY, YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
- BATTERY LOW WARNING FLAG
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- TWO WRITE PROTECT VOLTAGES: (V_{PFD} = Power-fail Deselect Voltage)
 - M48T513Y: V_{CC} = 4.5 to 5.5V 4.2V \leq V_{PFD} \leq 4.5V
 - M48T513V: V_{CC} = 3.0 to 3.6V 2.7V \leq V_{PFD} \leq 3.0V
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
- 10 YEARS OF DATA RETENTION and CLOCK OPERATION IN THE ABSENCE OF POWER
- SELF CONTAINED BATTERY and CRYSTAL IN DIP PACKAGE
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- PROGRAMMABLE ALARM OUTPUT ACTIVE IN BATTERY BACK-UP MODE
- SURFACE-MOUNT (SMT) SOLUTION (Figure 2) INCLUDES A 44-PIN SOIC and A 32-LEAD TSOP (SNAPHAT[®] Top to be ordered separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY and CRYSTAL
- SNAPHAT HOUSING (BATTERY/CRYSTAL) IS REPLACEABLE
- * Contact Local Sales Office

Figure 1. 36-pin Module




Figure 2. Surface-Mount (SMT) Solution




TABLE OF CONTENTS

DESCRIPTION
Logic Diagram (Figure 3.)4Signal Names (Table 1.)436-pin Module Connections (Figure 4.)5Block Diagram (Figure 5.)5Hardware Hookup for Surface-mount (SMT) Solution (Figure 6.)6
MAXIMUM RATING
Absolute Maximum Ratings (Table 2.)7
DC AND AC PARAMETERS
Operating and AC Measurement Conditions (Table 3.) 8 AC Measurement Load Circuit (Figure 7.) 8 Capacitance (Table 4.) 8 DC Characteristics (Table 5.) 9
OPERATING MODES
Operating Modes (Table 6.). 10 READ Mode. 11 Chip Enable or Output Enable Controlled, READ Mode AC Waveforms (Figure 8.). 11 Address Controlled, READ Mode AC Waveforms (Figure 9.) 11 READ Mode AC Characteristics (Table 7.) 12 WRITE Mode. 13 WRITE Enable Controlled, WRITE AC Waveforms (Figure 10.) 13 Chip Enable Controlled, WRITE AC Waveforms (Figure 11.) 13 WRITE Mode AC Characteristics (Table 8.) 14 Data Retention Mode. 15
Power Down/Up AC Characteristics (Table 9.)

CLOCK OPERATIONS	5
TIMEKEEPER® Registers	3
Reading the Clock	3
Setting the Clock	3
Stopping and Starting the Oscillator16	3
TIMEKEEPER® Register Map (Table 11.)17	7
Calibrating the Clock	3
Setting the Alarm Clock	3
Alarm Interrupt Reset Waveform (Figure 13.) 19	
Alarm Repeat Mode (Table 12.)	
Back-up Mode Alarm Waveforms (Figure 14.) 20	
Watchdog Timer	
Power-on Reset	
Reset Input (RSTIN)	
Battery Low Warning	
Initial Power-on Defaults	
RSTIN Timing Waveform (Figure 15.)	
Reset AC Characteristics (Table 13.)	
Crystal Accuracy Across Temperature (Figure 16.)	
Calibration Waveform (Figure 17.)	
V _{CC} Noise And Negative Going Transients	
Supply Voltage Protection (Figure 18.) 23	3
PART NUMBERING	1
SNAPHAT Battery Table (Table 15.)	1
PACKAGE MECHANICAL INFORMATION	5
REVISION HISTORY)

DESCRIPTION

The M48T513Y/V TIMEKEEPER[®] RAM is a 512 Kb x 8 non-volatile static RAM and real time clock, with programmable alarms and a watchdog timer. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. The M48T513Y/V directly replaces industry standard 512 Kb x 8 SRAM. It also provides the non-volatility of Flash without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

For surface-mount environments ST provides a solution consisting of a 44-pin, 330mil SOIC TIME-KEEPER SUPERVISOR (M48T201V/Y) and a 32-pin TSOP Type II (10 x 20mm) LPSRAM (M68Z512/W) packages.

The 44-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct con-

nection to a separate SNAPHAT housing containing the battery.

The unique design allows the SNAPHAT[®] battery package to be mounted on top of the SOIC package after the completion of the surface-mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SNAPHAT battery package is shipped separately in plastic anti-static tubes or in Tape & Reel form. The part number is "M4Txx-BR12SH1" (see Table 15, page 24).




Figure 3. Logic Diagram

A0-A18 Address Inputs DQ0-DQ7 Data Inputs / Outputs Ē Chip Enable Input G Output Enable Input \overline{W} WRITE Enable Input WDI Watchdog input RST Reset Output (open drain) RSTIN **Reset Input** Interrupt / Frequency Test IRQ/FT Output (open drain) Vcc Supply Voltage Ground Vss

57


Table 1. Signal Names

4/31

Figure 4. 36-pin Module Connections

				_
RST	1	0	36	l∨cc
RSTIN	2] WDI
A18	3		34	IRQ/FT
A16	4		33	A15
A14	5		32] A17
A12			31	5 ₩
A7 [[A13
A6 🛛				A 8
A5 [1/1/1×151×1		A 9
A4 [E A11
A3 [26	ត្រួ
A2				A 10
A1				5e
AO				
DQ0				DQ6
DQ1] DQ5
DQ2				DQ4
Vss [DQ3
	.0		2307	
		740	2007	•

Figure 5. Block Diagram






Figure 6. Hardware Hookup for Surface-mount (SMT) Solution

Notes:For pin connections, see individual data sheets for M48T201Y/V and M68Z512/W at www.st.com.

The chip enable access time of the external SRAM will be the combination of the chip enable access for the SRAM itself, plus the chip enable propagation delay t_{EPD} for the M48T201Y/V. 1. For 5V, M48T513Y (M48T201Y + M68Z512). For 3.3V, M48T513V (M48T201V + M68Z512W).

SNAPHAT[®] Top ordered separately.
 RSTIN input is the same input as RSTIN2 of M48T201Y/V.

MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
TA	Ambient Operating Temperature		0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C	
T _{SLD} ^(1,2)	Lead Solder Temperature for 10 seconds	260	°C	
V _{IO}	Input or Output Voltages	-0.3 to V _{CC} +0.3	V	
Vcc	Supply Voltage	M48T513Y	-0.3 to 7.0	V
VCC	Supply voltage	-0.3 to 4.6	V	
Ι _Ο	Output Current	20	mA	
PD	Power Dissipation	1	W	

Note: 1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

2. For SO package: Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 to 120 seconds).

CAUTION: Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode. **CAUTION:** Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

DC AND AC PARAMETERS


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. Operating and AC Measurement Conditions

Parameter	M48T513Y	M48T513V	Unit
Supply Voltage (V _{CC})	4.5 to 5.5	3.0 to 3.6	V
Ambient Operating Temperature (T _A)	0 to 70	0 to 70	°C
Load Capacitance (CL)	100	50	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 7. AC Measurement Load Circuit



Note: Excluding open drain output pins; 50pF for M48T513V.

Table 4. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
CIN	Input Capacitance		20	pF
C _{IO} ⁽³⁾	Input / Output Capacitance		20	pF

Note: 1. Effective capacitance measured with power supply at 5V (M48T513Y) or 3.3V (M48T513V); sampled only, not 100% tested. At 25°C, f = 1MHz.
 Outputs deselected.





			M481	[513Y	M48T	Unit	
Symbol	Parameter	Test Condition ⁽¹⁾	Test -7				35
		Condition	Min	Max	Min	Max	
I _{LI} ⁽²⁾	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±2		±2	μΑ
ILO ⁽²⁾	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±2		±2	μΑ
lcc	Supply Current	Outputs open		115		60	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		8		4	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		4		3	mA
VIL	Input Low Voltage		-0.3	0.8	-0.3	0.4	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		2.2		V

Table 5. DC Characteristics

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. Outputs deselected.

OPERATING MODES

Figure 5, page 5 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. The nine clock bytes (7FFFFh-7FFF9h and 7FFF1h) are not the actual clock counters, they are memory locations consisting of BiPORT[™] READ/WRITE memory cells within the static RAM array.

The M48T513Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. Byte 7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

Byte 7FFF7h contains the watchdog timer setting. The watchdog timer can generate either a reset or

an interrupt, depending on the state of the Watchdog Steering Bit (WDS). Bytes 7FFF6h-7FFF2h include bits that, when programmed, provide for clock alarm functionality. Alarms are activated when the register content matches the month, date, hours, minutes, and seconds of the clock registers. Byte 7FFF1h contains century information. Byte 7FFF0h contains additional flag information pertaining to the watchdog timer, the alarm condition and the battery status. The M48T513Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As V_{CC} falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

57

Mode	V _{CC}	Ē	G	W	DQ0-DQ7	Power
Deselect		VIH	Х	Х	High Z	Standby
WRITE	4.5 to 5.5V	VIL	Х	V _{IL}	D _{IN}	Active
READ	or 3.0 to 3.6V	VIL	VIL	VIH	Dout	Active
READ		VIL	VIH	VIH	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	X	Х	Х	High Z	CMOS Standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery Back-up Mode


Table 6. Operating Modes


Note: $X = V_{IH}$ or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage. 1. See Table 10, page 16 for details.


READ Mode

<u>The M48T513Y/V is in the READ</u> Mode whenever W (WRITE Enable) is high and E (Chip Enable) is low. The unique address specified by the 17 Address Inputs defines which one of the 524,272 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable, providing the <u>E</u> and <u>G</u> access times are also satisfied. If the <u>E</u> and <u>G</u> access times are not met, valid data will be available after the latter of the Chip Enable Access Times (t_{ELQV}) or Output Enable Access Time (t_{GLQV}). The state of the eight <u>th</u>ree-state Data I/O signals is controlled by E and G. If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while E and G remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

Figure 8. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms







		M481	Г513Ү	M481	513V	
Symbol	Parameter ⁽¹⁾		70	-85		Unit
		Min	Max	Min	Max	
t _{AVAV}	READ Cycle Time	70		85		ns
t _{AVQV}	Address Valid to Output Valid		70		85	ns
t _{ELQV}	Chip Enable Low to Output Valid		70		85	ns
tGLQV	Output Enable Low to Output Valid		40		55	ns
t _{ELQX} ⁽²⁾	Chip Enable Low to Output Transition	5		5		ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	5		5		ns
t _{EHQZ} ⁽²⁾	Chip Enable High to Output Hi-Z		25		30	ns
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		25		30	ns
t _{AXQX}	Address Transition to Output Transition	10		5		ns

Table 7. READ Mode AC Characteristics

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.5$ to 5.5V or 3.0 to 3.6V (except where noted). 2. $C_L = 5pF$.




WRITE Mode


The M48T513Y/V is in the WRITE Mode whenever \overline{W} (WRITE Enable) and \overline{E} (Chip Enable) are low state after the address inputs are stable.

The start of a WRITE is <u>referenced</u> from the latter occurring falling edge of W or E. A WRITE is terminated by the earlier rising edge of W or E. The addresses must be held valid throughout the cycle. E or W must return high for a minimum of t_{EHAX} from Chip Enable or t_{WHAX} from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end <u>of</u> WRITE and remain valid for t_{WHDX} afterward. G should be kept high during WRITE cycles to avoid bus contention; although, <u>if</u> the <u>output</u> bus has been activated by a low on E an<u>d</u> G a low on W will disable the outputs t_{WLQZ} after W falls.









		M48T	513Y	M48T	513V	
Symbol	Parameter ⁽¹⁾	-7	70	-85		Unit
		Min	Max	Min	Max	
t _{AVAV}	WRITE Cycle Time	70		85		ns
t _{AVWL}	Address Valid to WRITE Enable Low	0		0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		0		ns
t _{WLWH}	WRITE Enable Pulse Width	50		60		ns
t _{ELEH}	Chip Enable Low to Chip Enable High	55		65		ns
twhax	WRITE Enable High to Address Transition	5		5		ns
t EHAX	Chip Enable High to Address Transition	10		15		ns
t _{DVWH}	Input Valid to WRITE Enable High	30		35		ns
t _{DVEH}	Input Valid to Chip Enable High	30		35		ns
tWHDX	WRITE Enable High to Input Transition	5		5		ns
t _{EHDX}	Chip Enable High to Input Transition	10		15		ns
t _{WLQZ} ^(2,3)	WRITE Enable Low to Output Hi-Z		25		30	ns
t _{AVWH}	Address Valid to WRITE Enable High	60		70		ns
tAVEH	Address Valid to Chip Enable High	60		70		ns
t _{WHQX} ^(2,3)	WRITE Enable High to Output Transition	5		5		ns

Table 8. WRITE Mode AC Characteristics

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. C_L = 5pF.
3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

57

14/31

Data Retention Mode

With valid V_{CC} applied, the M48T513Y/V operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance and all inputs are treated as "don't care."

Note: A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F . The M48T513Y/V may respond to transient noise spikes on V_{CC} that cross

into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery, preserving data and powering the clock. The internal energy source will maintain data in the M48T513Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above V_{SO}, the battery is disconnected, and the power supply is switched to external V_{CC}. Deselect continues for t_{REC} after V_{CC} reaches V_{PFD} (max). For a further more detailed review of lifetime calculations, please see Application Note AN1012.






Table 9. Power Down/Up AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit	
t _F (2)	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time	300		μs	
t _{FB} ⁽³⁾	V _{PFD} (min) to V _{SS} V _{CC} Fall Time	M48T513Y	10		μs
^L FB ^(*)		M48T513V	150		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time		0		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} Rise Time		1		μs
tREC	V _{PFD} (max) to RST High		40	200	ms

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.5$ to 5.5V or 3.0 to 3.6V (except where noted).

V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200ms after V_{CC} passes V_{PFD} (min).

3. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data.

57

Symbol	Parameter ^(1,2)		Min	Тур	Мах	Unit
Vpfd	Power-fail Deselect Voltage	M48T513Y	4.2	4.35	4.5	V
VPFD	M48T513V	M48T513V	2.7	2.9	3.0	V
V _{SO}	Battery Back-up Switchover Voltage	M48T513Y		3.0		V
		M48T513V		V _{PFD} –100mV		
t _{DR} ⁽³⁾	Expected Data Retention Time		10			YEARS

Table 10. Power Down/Up Trip Points DC Characteristics

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

2. All voltages referenced to VSS.

3. At 25°C.

CLOCK OPERATIONS TIMEKEEPER[®] Registers

The M48T513Y/V offers 16 internal registers which contain TIMEKEEPER, Alarm, Watchdog, Interrupt, Flag, and Control data (see Table 11, page 17). These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as Bi-PORTTM TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. TIMEKEEPER and Alarm Registers store data in BCD.

Reading the Clock

Updates to the TIMEKEEPER[®] registers should be halted before clock data is read to prevent reading data in transition. The BiPORTTM TIME-KEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, D6 in the Control Register (7FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs 1 second after the READ Bit is reset to a '0.'

Setting the Clock

Bit D7 of the Control Register (7FFF8h) is the WRITE Bit. Setting the WRITE Bit to a '1', like the READ Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table Figure 11, page 17).

Resetting the WRITE Bit to a '0' then transfers the values of all time registers (7FFFh-7FF9h, 7FFF1h) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE Bit is reset, the next clock update will occur approximately one second later.

Note: Upon power-up following a power failure, both the WRITE Bit and the READ Bit will be reset to '0.'

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP Bit is located at Bit D7 within 7FFF9h. Setting it to a '1' stops the oscillator. When reset to a '0,' the M48T513Y/V oscillator starts within one second.

Note: It is not necessary to set the WRITE Bit when setting or resetting the FREQUENCY TEST Bit (FT) or the STOP Bit (ST).



			-	 Da	ita				Eunctio	n/Pango
Address	D7	D6	D5	D4	D3	D2	D1	D0	Function/Range BCD Format	
7FFFFh		10 Y	'ears			Ye	ear		Year	00-99
7FFFEh	0	0	0	10 M		Мо	nth		Month	01-12
7FFFDh	0	0	10 [Date		Da	ite		Date	01-31
7FFFCh	0	FT	0	0	0	Da	ay of We	ek	Day	01-07
7FFFBh	0	0	10 H	lours	Hours (24 Hour Format)			Hours	00-23	
7FFFAh	0	1	0 Minute	S	Minutes			Minutes	00-59	
7FFF9h	ST	1	0 Second	ls	Seconds			Seconds	00-59	
7FFF8h	W	R	S		(Calibratior	ו		Control	
7FFF7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
7FFF6h	AFE	0	ABE	AI 10M		Alarm	Month		A Month	01-12
7FFF5h	RPT4	RPT5	Al 10	Date		Alarm	Date		Al Date	01-31
7FFF4h	RPT3	0	AI 10	Hours	Alarm Hours			A Hours	00-23	
7FFF3h	RPT2	AI	10 Minut	es	Alarm Minutes			A Min	00-59	
7FFF2h	RPT1	Al	10 Secor	nds	Alarm Seconds			A Sec	00-59	
7FFF1h		1000	Year		100 Year			Century	00-99	
7FFF0h	WDF	AF	0	BL	Y	Y	Y	Y	Flag	

Table 11. TIMEKEEPER[®] Register Map

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit

R = READ Bit

W = WRITE Bit

ST = STOP Bit

0 = Must be set to '0'

Y = '1' or '0'

BL = Battery Low (Read only)

AF = Alarm Flag (Read only)

WDS = Watchdog Steering Bit BMB0-BMB4 = Watchdog Multiplier Bits RB0-RB1 = Watchdog Resolution Bits AFE = Alarm Flag Enable ABE = Alarm in Battery Back-up Mode Enable

RPT1-RPT5 = Alarm Repeat Mode Bits WDF = Watchdog Flag (Read only)

Calibrating the Clock

The M48T513Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ± 1.53 minutes per month (see Figure 16 on page 22). When the Calibration circuit is properly employed, accuracy improves to better than $\pm 1/-2$ ppm at 25°C. The oscillation rate of crystals changes with temperature. The M48T513Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure Figure 17, page 22.

The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.

If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month. Figure Figure 17, page 22 illustrates a TIMEKEEPER calibration waveform.

Two methods are available for ascertaining how much calibration a given M48T513Y/V may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in the application note "AN934, TIMEKEEPER CALIBRATION."

This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT pin. The pin will toggle at 512Hz, when the Stop Bit (ST, D7 of 7FFF9h) is '0,' the Frequency Test Bit (FT, D6 of 7FFFCh) is '1,' the Alarm Flag Enable Bit (AFE, D7 of 7FFF6h) is '0,' and the Watchdog Steering Bit (WDS, D7 of 7FFF7h) is '1' or the Watchdog Register (7FFF7h = 0) is reset.

Note: A 4 second settling time must be allowed before reading the 512Hz output.

Any deviation from 512Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The \overline{IRQ}/FT pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k Ω resistor is recommended in order to control the rise time. The FT Bit is cleared on power-up.

Setting the Alarm Clock

Registers 7FFF6h-7FFF2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second or repeat every month, day, hour, minute, or second. It can also be programmed to go off while the M48T513Y/V is in the battery back-up to serve as a system wake-up call. Bits RPT5-RPT1 put the alarm in the repeat mode of operation. Table 12 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

Note: User must transition address (or toggle Chip Enable) to see Flag Bit change.



When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/FT pin. To disable alarm, write <u>'0'</u> to the Alarm Date register and RPT1-5. The IRQ/FT output is cleared by a READ to the Flags Register as shown in Figure 13. A subsequent READ of the Flags Register is necessary to see that the value of the Alarm Flag has been reset to '0.'

The IRQ/FT pin can also be activated in the battery back-up mode. The IRQ/FT will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE Bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T513Y/V was in the deselect mode during power-up. Figure Figure 14, page 20 illustrates the back-up mode alarm timing.

Figure 13. Alarm Interrupt Reset Waveform





Table 12. Alarm Repeat Mode

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm Activated
1	1	1	1	1	Once per Second
1	1	1	1	0	Once per Minute
1	1	1	0	0	Once per Hour
1	1	0	0	0	Once per Day
1	0	0	0	0	Once per Month
0	0	0	0	0	Once per Year





Watchdog Timer

The watchdog timer can be used to detect an outof-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 7FFF7h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1 second, and 11 = 4 seconds. The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3*1 or 3 seconds).

Note: Accuracy of timer is a function of the selected resolution.

If the processor does not reset the timer within the specified period, the M48T513Y/V sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset. WDF is reset by reading the Flags Register (Address 7FFF0h). The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0', the watchdog will activate the IRQ/FT pin when timed-out. When WDS is set to a '1', the watchdog will output a negative pulse on the RST pin for 40 to 200 ms. The Watchdog register and the FT Bit will reset to a '0' at the end of a Watchdog time-out

when the WDS Bit is set to a '1'. The watchdog timer can be reset by two methods:

- 1. a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI); or
- 2. the microprocessor can perform a WRITE of the Watchdog Register.

The time-out period then starts over. The WDI pin should be tied to V_{SS} if not used. The watchdog will be reset on each transition (edge) seen by the WDI pin. In the order to perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS Bit is programmed to output an interrupt, a value of 00h needs to be writ<u>ten</u> to the Watchdog Register in order to clear the IRQ/FT pin. This will also disable the watchdog function until it is again programmed correctly. A READ of the Flags Register will reset the Watchdog Flag (Bit D7; Register 7FFF0h).

The watchdog function is automatically disabled upon power-down and the Watchdog Register is clea<u>red.</u> If the watchdog function is set to output to the IRQ/FT pin and the frequency test function is activated, the watchdog or alarm function prevails and the frequency test function is denied.

Power-on Reset

The M48T513Y/V continuously monitors V_{CC}. Wh<u>en V_{CC}</u> falls to the power fail detect trip point, the RST pulls low (open drain) and remains low on power-up for t_{REC} after V_{CC} passes V_{PFD}. The RST pin is an open drain output and an appropriate pull-up resistor to V_{CC} should be chosen to control the rise time.

Reset Input (RSTIN)

The M48T513Y/V provides an independent input which can generate an output reset. The duration and function of this reset is identical to a reset generated by a power cycle. Table 13 and Figure 15 illustrate the AC reset characteristics of this function. Pulses shorter than t_R will not generate a reset condition. RSTIN is internally pulled up to V_{CC} through a 100K Ω resistor.

Battery Low Warning

The M48T513Y/V automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24 hours. The Battery Low (BL) Bit, Bit D4 of Flags Register 7FFF0h, will be asserted if the battery voltage is found to be less than approximately 2.5V.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 volts and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal V_{CC} is supplied.

The M48T513Y/V only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

Initial Power-on Defaults

Upon application of power to the device, the following register bits are set to a '0' state: WDS, BMB0-BMB4, RB0,RB1, AFE, ABE, W, R and FT.




Table 13. Reset AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Мах	Unit
t _R	RSTIN Low to RST Low	20	100	ms
t _{RHRZ} ⁽²⁾	RSTIN High to RST Hi-Z	40	200	ms

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.5$ to 5.5V or 3.0 to 3.6V (except where noted).

2. $C_L = 5pF$ (see Figure Figure 7, page 8)

<u>ک</u>





Figure 16. Crystal Accuracy Across Temperature

Figure 17. Calibration Waveform




V_{CC} Noise And Negative Going Transients

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\mu F$ (see Figure 18) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface-mount).

Figure 18. Supply Voltage Protection



PART NUMBERING

Table 14. Ordering Information Scheme

Example:	M48T	513Y	-70	PL	1
Device Type					
M48T					
Supply Voltage and Write Protect Voltage					
$513Y^{(1)} = V_{CC} = 4.5 \text{ to } 5.5\text{V}; V_{PFD} = 4.2 \text{ to } 4.5\text{V}$					
$513V^{(1)} = V_{CC} = 3.0 \text{ to } 3.6V; V_{PFD} = 2.7 \text{ to } 3.0V$					
Speed					
-70 = 70ns (for M48T513Y)					
−85 = 85ns (for M48T513V)					
Package ⁽²⁾					
PL = PLDIP36					
Temperature Range					

1 = 0 to $70^{\circ}C$

Note: 1. Contact Local Sales Office

Contact Local outco on the second outco of the second outcome out

Caution: Do not place the SNAPHAT battery package "M4Txx-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 15. SNAPHAT Battery Table

Part Number	Description	Package	
M4T28-BR12SH	Lithium Battery (48mAh) SNAPHAT	SH	
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH	

PACKAGE MECHANICAL INFORMATION




Figure 19. PLDIP36 – 36-pin Plastic DIP Long Module, Package Outline

Note: Drawing is not to scale.

Table 16. PLDIP36 – 36-pin Plastic DIP Long Module, Package Mechanical Data

Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Мах	
А		9.27	9.52		0.3650	0.3748	
A1		0.38			0.0150		
В		0.43	0.59		0.0169	0.0232	
С		0.20	0.33		0.0079	0.0130	
D		52.58	53.34		2.0701	2.1000	
E		18.03	18.80		0.7098	0.7402	
e1		2.30	2.81		0.0906	0.1106	
e3		38.86	47.50		1.5300	1.8701	
eA		14.99	16.00		0.5902	0.6299	
L		3.05	3.81		0.1201	0.1500	
S		4.45	5.33		0.1752	0.2098	
N		36			36	•	

- 7 /




Figure 20. TSOP II 32 – 32-lead Plastic Thin Small Outline II, 10 x 20 mm, Package Outline

Note: Drawing is not to scale.

Symbol		mm			inch		
Symbol	Тур	Min	Max	Тур	Min	Мах	
A			1.20			0.047	
A1		0.05	0.15		0.002	0.006	
A2		0.95	1.05		0.037	0.041	
b		0.30	0.52		0.012	0.020	
С		0.12	0.21		0.005	0.008	
CP			0.10			0.004	
D		20.82	21.08		0.820	0.830	
е	1.27	-	-	0.050	-	-	
E		11.56	11.96		0.455	0.471	
E1		10.03	10.29		0.395	0.405	
L		0.40	0.60		0.016	0.024	
α		0°	5°		0°	5°	
Ν		32			32		




Figure 21. SH - 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Outline

Note: Drawing is not to scale.

Table 18. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Mechanical Data

Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Мах	
А			9.78			0.385	
A1		6.73	7.24		0.265	0.285	
A2		6.48	6.99		0.255	0.275	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		14.22	14.99		0.560	0.590	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	




Figure 22. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline

Note: Drawing is not to scale.

Table 19. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mechanical Data

Symb		mm		inches			
Symb	Тур	Min	Max	Тур	Min	Мах	
А			10.54			0.415	
A1		8.00	8.51		0.315	.0335	
A2		7.24	8.00		0.285	0.315	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		17.27	18.03		0.680	.0710	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	




Figure 23. SOH44 – 44-lead Plastic Small Outline, 4-socket battery, SNAPHAT, Package Outline

Note: Drawing is not to scale.

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Мах
A			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.46		0.014	0.018
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	0.81	-	-	0.032	-	-
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
Ν		44			. 44	
СР			0.10			0.004

57

REVISION HISTORY

Table 21. Revision History

Date	Revision Details		
April 2000	Chipset data sheet First Issue		
06/20/00	From Preliminary Data to data Sheet		
07/03/00	85ns speed class for M48T513Y added (Table 7, 8)		
07/26/00	Ordering Information Scheme Changed (Table 14)		
12/11/00	Reformatted		
06/21/01	New TOC, SNAPHAT [®] battery table added (Table 15); added temp/voltage info. to tables (Table 5, 7, 8, 9, 10)		
08/06/01	Fix text and table for "Setting the Alarm Clock" (Table 12)		
08/13/01	Fix error in "Setting the Alarm Clock" text		
11/07/01	Remove chipset option from Ordering Information (Table 14)		
03/22/02	Replace "chipset" term with "solution," as well as related changes throughout the document		
05/20/02	Modify reflow time and temperature footnotes (Table 2)		



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com

