

# MCR12DSM, MCR12DSN

Preferred Device

## Sensitive Gate Silicon Controlled Rectifiers

### Reverse Blocking Thyristors

Designed for high volume, low cost, industrial and consumer applications such as motor control; process control; temperature, light and speed control.

#### Features

- Pb-Free Package is Available
- Small Size
- Passivated Die for Reliability and Uniformity
- Low Level Triggering and Holding Characteristics
- Epoxy Meets UL 94, V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V  
Machine Model, C > 400 V

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (Note 1) ( $T_J = -40$ to $110^\circ\text{C}$ , Sine Wave, 50 to 60 Hz, Gate Open) MCR12DSM MCR12DSN	$V_{\text{DRM}}$ , $V_{\text{RRM}}$	600 800	V
On-State RMS Current ( $180^\circ$ Conduction Angles; $T_C = 75^\circ\text{C}$ )	$I_{\text{T(RMS)}}$	12	A
Average On-State Current ( $180^\circ$ Conduction Angles; $T_C = 75^\circ\text{C}$ )	$I_{\text{T(AV)}}$	7.6	A
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave 60 Hz, $T_J = 110^\circ\text{C}$ )	$I_{\text{TSM}}$	100	A
Circuit Fusing Consideration ( $t = 8.3$ msec)	$I^2t$	41	$\text{A}^2\text{sec}$
Forward Peak Gate Power (Pulse Width $\leq 1.0$ $\mu\text{sec}$ , $T_C = 75^\circ\text{C}$ )	$P_{\text{GM}}$	5.0	W
Forward Average Gate Power ( $t = 8.3$ msec, $T_C = 75^\circ\text{C}$ )	$P_{\text{G(AV)}}$	0.5	W
Forward Peak Gate Current (Pulse Width $\leq 1.0$ $\mu\text{sec}$ , $T_C = 75^\circ\text{C}$ )	$I_{\text{GM}}$	2.0	A
Operating Junction Temperature Range	$T_J$	-40 to 110	$^\circ\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	-40 to 150	$^\circ\text{C}$

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1.  $V_{\text{DRM}}$  and  $V_{\text{RRM}}$  for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the device are exceeded.




**KERSEMI**

www.kersemi.com



**SCRs**  
**12 AMPERES RMS**  
**600 – 800 VOLTS**




#### MARKING DIAGRAMS



**DPAK  
CASE 369C  
STYLE 4**



**DPAK-3  
CASE 369D  
STYLE 4**



Y = Year  
WW = Work Week  
x = M or N

#### PIN ASSIGNMENT

Pin	Assignment
1	Cathode
2	Anode
3	Gate
4	Anode

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

**Preferred** devices are recommended choices for future use and best overall value.



# MCR12DSM, MCR12DSN

## Voltage Current Characteristic of SCR

Symbol	Parameter
$V_{DRM}$	Peak Repetitive Off State Forward Voltage
$I_{DRM}$	Peak Forward Blocking Current
$V_{RRM}$	Peak Repetitive Off State Reverse Voltage
$I_{RRM}$	Peak Reverse Blocking Current
$V_{TM}$	Peak On State Voltage
$I_H$	Holding Current





Figure 1. Average Current Derating




Figure 2. On-State Power Dissipation

# MCR12DSM, MCR12DSN




Figure 3. On-State Characteristics




Figure 4. Transient Thermal Response




Figure 5. Typical Gate Trigger Current versus Junction Temperature




Figure 6. Typical Gate Trigger Voltage versus Junction Temperature




Figure 7. Typical Holding Current versus Junction Temperature






Figure 8. Typical Latching Current versus Junction Temperature


# MCR12DSM, MCR12DSN




**Figure 9. Holding Current versus Gate-Cathode Resistance**



**Figure 10. Exponential Static  $dv/dt$  versus Gate-Cathode Resistance and Junction Temperature**



**Figure 11. Exponential Static  $dv/dt$  versus Gate-Cathode Resistance and Peak Voltage**




**Figure 12. Exponential Static  $dv/dt$  versus Gate-Cathode Resistance and Gate Trigger Current Sensitivity**

# MCR12DSM, MCR12DSN

## PACKAGE DIMENSIONS

DPAK  
CASE 369C  
ISSUE O




- NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.22
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020	---	0.51	---
V	0.035	0.050	0.89	1.27
Z	0.155	---	3.93	---

STYLE 4:  
PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

### SOLDERING FOOTPRINT\*




SCALE 3:1  $\left(\frac{\text{mm}}{\text{inches}}\right)$

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MCR12DSM, MCR12DSN

## PACKAGE DIMENSIONS

DPAK-3  
CASE 369D-01  
ISSUE B



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.35
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155	---	3.93	---

STYLE 4:

- PIN 1. CATHODE
- ANODE
- GATE
- ANODE