January 1988 Revised January 2004 MM74HC597 8-Bit Shift Registers with Input Latches

MM74HC597 8-Bit Shift Registers with Input Latches

General Description

FAIRCHILD

SEMICONDUCTOR

This high speed register utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 10 LS-TTL loads.

The MM74HC597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. the shift register also has direct load (from storage) and clear inputs.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- 8-bit parallel storage register inputs
- Wide operating voltage range: 2V–6V
- \blacksquare Shift register has direct overriding load and clear
- Guaranteed shift frequency: DC to 30 MHz
- Low quiescent current: 80 µA maximum

Ordering Code:

		-
Order Number	Package Number	Package Description
MM74HC597M (Note 1)	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC597SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC597N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

RCK	SCK	SLOAD	SCLR	Function
Ŷ	Х	Х	Х	Data Loaded to input latches
\uparrow	х	1	н	Data loaded from inputs to
1	^	L		shift register
No				Data transferred from
clock	Х	L	Н	input latches to shift
edge				register
				Invalid logic, state of
Х	Х	L	L	shift register indeterminate
				when signals removed
Х	Х	Н	L	Shift register cleared
х	\uparrow	н	н	Shift register clocked
~	1			$Q_n = Q_n - 1, Q_0 = SER$



2

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions

(Note 3)	-
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	–1.5 to V_{CC} +1.5V
DC Output Voltage (V _{OUT})	–0.5 to $V_{CC} \mbox{+} 0.5 \mbox{V}$
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±70 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (TL)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 2: Absolute Maximum Ratings are those	values be	eyond which	ch dam-

age to the device may occur. Note 3: Unless otherwise specified all voltages are referenced to ground.

Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

Symbol	Parameter	Conditions	v _{cc}	T _A =	25°C	$T_A = -40$ to $85^\circ C$	$T_A = -55 \ to \ 125^\circ C$	Units
Symbol	Falanetei	Conditions	• CC	Тур		Guaranteed L	imits	Units
V _{IH}	Minimum HIGH Level		2.0V		1.5	1.5	1.5	
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	
V _{IL}	Maximum LOW Level		2.0V		0.5	0.5	0.5	
	Input Voltage		4.5V		1.35	1.35	1.35	V
	(Note 6)		6.0V		1.8	1.8	1.8	
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	v
			4.5V	4.5	4.4	4.4	4.4	v
			6.0V	6.0	5.9	5.9	5.9	
		$V_{IN} = V_{IH}$ or V_{IL}						
		I _{OUT} ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} ≤ 5.2 mA	6.0V	5.2	5.48	5.34	5.2	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	v
			4.5V	0	0.1	0.1	0.1	v
			6.0V	0	0.1	0.1	0.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		I _{OUT} ≤ 4 mA	4.5V	0.2	0.26	0.33	0.4	V
		I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
ICC	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{OUT} = 0 μA	6.0V		8.0	80	160	μA

DC Electrical Characteristics (Note 5)

Note 5: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 6: V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

MM74HC597

Symbol	Parameter		Cor	ditions		Тур	Guaranteed Limit	Uni
f _{MAX}	Maximum Operating					50	30	МН
	Frequency of SCK							
t _{PHL}	Maximum Propagation					20	30	ns
t _{PLH}	Delay from SCK to Q _H							
t _{PHL}	Maximum Propagation					20	30	ns
t _{PLH}	Delay from SLOAD to Q _H							
t _{PHL}	Maximum propagation	51.0	DAD = logic "0"	,		25	45	ns
t _{PLH}	Delay from RCK to Q _H	5LC	JAD - logic 0			23	45	115
t _{PHL}	Maximum Propagation					20	30	ns
	Delay from $\overline{\text{SCLR}}$ to Q_{H}					20	30	115
t _{REM}	Minimum Removal Time,					10	20	
	SCLR to SCK					10	20	ns
t _S	Minimum Setup Time					30	40	
	from RCK to SCK					30	40	ns
t _S	Minimum Setup Time	İ				10	20	ns
	from SER to SCK					10	20	115
t _S	Minimum Setup Time							
	from inputs A thru H					10	20	ns
	to RCK							
t _H	Minimum Hold Time					-2	0	ns
t _W	Minimum Pulse Width					10	16	ns
	SCK, RCK, SCLR SLOAD					10	10	115
Symbol	Parameter	Conditio	ons V _{CC}	Тур		Guarant	eed Limits	
f _{MAX}	Maximum Operating							
	Frequency		2.0\	/ 10	6.0	4.8		
	riequency		4.5\	/ 45	30	4.8 24	20	C
	Trequency			/ 45				C
t _{PHL}	Maximum Propagation		4.5\	/ 45 / 50	30 35 175	24	20 24 0 26	0 4 3
t _{PHL} t _{PLH}			4.5\ 6.0\	/ 45 / 50 / 62	30 35	24 28	20 24 0 26	0 4 3
	Maximum Propagation Delay from SCK to Q _H		4.5\ 6.0\ 2.0\	/ 45 / 50 / 62 / 20 / 18	30 35 175 35 30	24 28 220	20 22 0 26 53 44	D 4 33 3 5
	Maximum Propagation Delay from SCK to Q _H Maximum Propagation		4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\	/ 45 / 50 / 62 / 20 / 18 / 65	30 35 175 35 30 175	24 28 220 44 38 220	20 24 0 26 53 44 0 26	0 4 3 3 5 3
t _{PLH}	Maximum Propagation Delay from SCK to Q _H		4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20	30 35 175 35 30 175 35	24 28 220 44 38 220 44	20 24 26 55 44 0 26 55	D 4 33 3 5 33 3
t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H		4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18	30 35 175 35 30 175 35 30	24 28 220 44 38 220 44 38 220 44 38	20 24 53 44 0 26 55 54 44	0 4 33 3 5 33 33 5
t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation		4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 120	30 35 175 35 30 175 35 30 205	24 28 220 44 38 220 44 38 255	22 24 26 55 44 26 55 55 55 44 45 31	0 4 33 35 33 33 55 0
t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30	30 35 175 35 30 175 35 30 205 41	24 28 220 44 38 220 44 38 255 51	22 24 55 44 9 26 55 44 55 44 45 55 44 45 55 44 45 55 44 45 55 5	0 4 33 5 5 33 5 5 0 2
t _{PLH} t _{PHL} t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28	30 35 175 35 30 175 35 30 205 41 35	24 28 220 44 38 220 44 38 255 51 43	22 24 55 44 9 26 55 44 55 44 55 44 55 55 55	0 4 33 5 33 33 5 5 0 2 3
t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 6.0\ 2.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28 / 66	30 35 175 35 30 175 35 30 205 41 35 175	24 28 220 44 38 220 44 38 255 51 43 220	22 24 55 44 0 26 55 44 55 44 55 44 55 44 55 20 20 20 20	0 4 33 5 33 33 5 5 0 2 3 3 3 3
t _{PLH} t _{PHL} t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28 / 66 / 20	30 35 175 35 30 175 35 30 205 41 35 175 35	24 28 220 44 38 220 44 38 255 51 43 220 44	22 22 55 44 0 266 55 44 55 44 55 44 55 55 55 55 55 55 55	0 4 33 5 5 3 3 5 0 2 3 3 3 3
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28 / 66 / 20 / 18	30 35 175 35 30 175 35 30 205 41 35 41 35 175 35 30	24 28 220 44 38 220 44 38 225 51 43 220 44 38	22 22 55 44 0 266 55 44 55 44 55 55 55 55 55 55 55 55 55	0 4 33 5 5 3 3 5 0 0 2 3 3 3 3 5 5
t _{PLH} t _{PHL} t _{PLH} t _{PHL} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 120 / 30 / 28 / 66 / 20 / 18 / 18 /	30 35 175 35 30 175 35 30 205 41 35 41 35 35 30 100	24 28 220 44 38 220 44 38 2255 51 43 220 44 38 220 44 38	22 22 32 33 44 34 34 35 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 65 31 31 65 31 31 31 31 31 31 31 31 31 31 31 31 31	0 4 33 5 33 5 5 0 2 2 3 3 3 3 5 5 00
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 30 / 28 / 66 / 20 / 18 / 20 / 18	30 35 175 35 30 175 35 30 205 41 35 35 30 100 20	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 220 51 220 51 220 51 220 51 51 220 51 51 220 51 51 220 51 51 51 51 52 51 51 51 51 51 51 51 51 51 51 51 51 51	22 22 32 44 32 44 32 44 32 44 33 31 62 53 34 34 35 30 30 30 30 30 30 30 30 30 30 30 30 30	0 4 33 5 33 5 5 0 2 2 3 3 3 3 5 5 00 0 0 0
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH} t _{PHL}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK	SLOAD = Log	4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 120 / 30 / 28 / 66 / 20 / 28 / 66 / 20 / 18 / 20 / 18	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 220 25 25 21	22 22 32 44 32 44 32 44 53 44 53 53 53 54 53 54 53 54 54 53 54 54 54 54 54 54 54 54 54 54 54 54 54	D 4 33 5 33 5 5 0 2 2 3 3 3 5 5 5 0 0 5 5
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK Minimum Setup Time	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28 / 66 / 20 / 18 / 20 / 18 / 66	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17 200	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 220 25 21 250	22 22 32 44 32 44 32 44 32 44 33 31 62 53 31 62 53 31 62 53 34 30 24 30 30 30	0 4 33 5 33 5 5 0 2 2 3 3 5 5 3 3 5 5 0 0 0 5 5 0 0 0 5 5 0 0
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH} t _{PHL}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 65 / 20 / 18 / 20 / 18 / 120 / 30 / 28 / 66 / 20 / 18 / 20 / 18 / 66 / 20 / 18	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17 200 40	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 225 25 21 250 250 50	22 22 26 55 44 0 266 55 44 55 44 55 55 55 55 55 55 55 55 55	D 4 3 3 5 3 3 3 5 0 2 3 3 3 5 3 3 3 5 3 6 0 2 3 3 3 5 5 6 0 7 5 6 0 7 5 7 0 7 7 8 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9
tPLH tPHL tPLH tPHL tPHL tPHL tPHL tREM	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK Minimum Setup Time from RCK to SCK	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 20 / 28 / 20 / 20 / 18 / 20 / 28 / 20 / 20 / 28 / 20 / 20 / 28 / 20 / 20 / 20 / 28 / 20 / 20	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17 200 40 34	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 225 25 21 250 250 250 42	22 2. 2. 2. 55 44 0 266 55 44 55 55 55 55 55 55 55 55 55 55 55	D 4 33 5 33 5 5 0 2 3 3 5 5 3 3 5 5 0 0 5 5 10 0 5 5 10 0 0 5 5 0 0 0 5 5 0 0 0 0
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PLH} t _{PHL}	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK Minimum Setup Time from RCK to SCK Minimum Setup Time	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 20 / 28 / 20 / 20 / 18 / 20 / 28 / 20 / 20 / 20 / 28 / 20 / 20	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17 200 40 34	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 220 44 38 225 25 21 25 25 21 250 250 42	22 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	D 4 3 3 5 3 3 3 5 2 3 3 5 2 3 3 5 3 5 5 10 0 5 5 10 0 5 5 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0
tPLH tPHL tPLH tPHL tPHL tPHL tPHL tREM	Maximum Propagation Delay from SCK to Q _H Maximum Propagation Delay from SLOAD to Q _H Maximum Propagation Delay from RCK to Q _H Maximum Propagatin Delay from SCLR to Q _H Minimum Removal Time SCLR to SCK Minimum Setup Time from RCK to SCK	SLOAD = Log	4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 2.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\ 4.5\ 6.0\	/ 45 / 50 / 62 / 20 / 18 / 20 / 28 / 20 / 28 / 20 / 20 / 20 / 28 / 20 / 20	30 35 175 35 30 175 35 30 205 41 35 30 175 35 30 100 20 17 200 40 34	24 28 220 44 38 220 44 38 255 51 43 220 44 38 220 44 38 225 25 21 250 250 250 42	22 22 22 32 44 55 44 55 44 55 55 44 55 55 55 55 44 55 55	D 4 3 3 5 3 3 3 5 2 3 3 5 2 3 3 5 3 5 5 10 0 5 5 10 0 5 5 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0

4

Symbol	Parameter	Conditions	Vcc	$T_A = 25^{\circ}C$		T _A =-40 to 85°C	$T_{A}\!\!=\!\!-55$ to $125^\circ C$	11
Symbol			vcc	Тур		Guaranteed Li	nits	Units
t _S	Minimum Setup Time		2.0V		100	125	150	
	from Inputs A thru H		4.5V		20	25	30	ns
	to RCK		6.0V		17	21	25	
t _H	Minimum Hold Time		2.0V		0	0	0	
			4.5V		0	0	0	ns
			6.0V		0	0	0	
t _W	Minimum Pulse Width		2.0V	30	80	100	120	
	SCK, RCK, SCLR, SLOAD		4.5V	9	16	20	24	ns
			6.0V	8	14	18	20	
r, t _f	Maximum Input Rise and		2.0V		1000	1000	1000	
	Fall Time		4.5V		500	500	500	ns
			6.0V		400	400	400	
t _{THL} , t _{TLH}	Maximum Output		2.0V	30	75	95	110	
	Rise and Fall Time		4.5V	10	15	19	22	ns
			6.0V	8	13	16	19	
THL, t _{TLH}	Maximum Output		2.0V		75	95	110	
	Rise and Fall Time		4.5V		15	19	22	ns
			6.0V		13	16	19	
C _{PD}	Power Dissipation			87				pF
	Capacitance, Outputs (Note 7)			07				рі
C _{IN}	Maximum Input			5	10	10	10	pF
	Capacitance			5	10	10	10	μr
С _{ОИТ}	Maximum Output			15	20	20	20	pF
	Capacitance			10	20	20	20	μг

Note 7: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

