

# MX25L1635D DATASHEET



# **Contents**

FEATURES	
GENERAL DESCRIPTION	
Table 1. Additional Feature Comparison	7
PIN CONFIGURATIONS	
PIN DESCRIPTION	
BLOCK DIAGRAM	9
DATA PROTECTION	10
Table 2. Protected Area Sizes	11
Table 3. 512-bit Secured OTP Definition	11
Memory Organization	12
Table 4. Memory Organization (16Mb)	12
DEVICE OPERATION	13
Figure 1. Serial Modes Supported	13
COMMAND DESCRIPTION	14
Table 5. Command Set	14
(1) Write Enable (WREN)	15
(2) Write Disable (WRDI)	15
(3) Read Identification (RDID)	15
(4) Read Status Register (RDSR)	16
(5) Write Status Register (WRSR)	17
Table 6. Protection Modes	17
(6) Read Data Bytes (READ)	18
(7) Read Data Bytes at Higher Speed (FAST_READ)	18
(8) 2 x I/O Read Mode (2READ)	18
(9) 4 x I/O Read Mode (4READ)	19
(10) Sector Erase (SE)	19
(11) Block Erase (BE)	19
(12) Chip Erase (CE)	20
(13) Page Program (PP)	20
(14) 4 x I/O Page Program (4PP)	21
(15) Continuously program mode (CP mode)	21
(16) Deep Power-down (DP)	21

	(17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)	22
	(18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)	22
	Table 7. ID Definitions	23
	(19) Enter Secured OTP (ENSO)	23
	(20) Exit Secured OTP (EXSO)	23
	(21) Read Security Register (RDSCUR)	23
	(22) Write Security Register (WRSCUR)	24
	Table 8. Security Register Definition	24
PO	WER-ON STATE	25
ELI	ECTRICAL SPECIFICATIONS	26
	Figure 2.Maximum Negative Overshoot Waveform	26
	ABSOLUTE MAXIMUM RATINGS	26
	CAPACITANCE TA = 25° C, f = 1.0 MHz	26
	Figure 3. Maximum Positive Overshoot Waveform	26
	Figure 5. OUTPUT LOADING	27
	Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL	27
	Table 9. DC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7V ~ 3.6V)	28
	Table 10. AC CHARACTERISTICS (Temperature = -40 $^{\circ}$ C to 85 $^{\circ}$ C for Industrial grade, VCC = 2.7V $\sim$ 3.6V) .	29
	Figure 6. Serial Input Timing	30
	Figure 7. Output Timing	30
Tin	ning Analysis	30
	Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1	
	Figure 9. Write Enable (WREN) Sequence (Command 06)	
	Figure 10. Write Disable (WRDI) Sequence (Command 04)	31
	Figure 11. Read Identification (RDID) Sequence (Command 9F)	32
	Figure 12. Read Status Register (RDSR) Sequence (Command 05)	32
	Figure 13. Write Status Register (WRSR) Sequence (Command 01)	32
	Figure 14. Read Data Bytes (READ) Sequence (Command 03)	33
	Figure 15. Read at Higher Speed (FAST_READ) Sequence (Command 0B)	33
	Figure 16.2 x I/O Read Mode Sequence (Command BB)	34
	Figure 17.4 x I/O Read Mode Sequence (Command EB)	34
	Figure 18.4 x I/O Read enhance performance Mode Sequence (Command EB)	35
	Figure 19. Page Program (PP) Sequence (Command 02)	36
	Figure 20. 4 x I/O Page Program (4PP) Sequence (Command 38)	36
	Figure 21. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)	37
	Figure 22. Sector Erase (SE) Sequence (Command 20)	37
	Figure 23. Block Erase (BE) Sequence (Command D8)	37
	Figure 24. Chip Erase (CE) Sequence (Command 60 or C7)	38
	Figure 25, Deep Power-down (DP), Sequence (Command R9)	38



Figure 26. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command AB)	
Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)	. 39
Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)	
Figure 29. Power-up Timing	. 40
Table 11. Power-Up Timing and VWI Threshold	. 40
INITIAL DELIVERY STATE	. 40
RECOMMENDED OPERATING CONDITIONS	44
RECOMMENDED OPERATING CONDITIONS	.41
ERASE AND PROGRAMMING PERFORMANCE	. 42
LATCH-UP CHARACTERISTICS	. 42
ORDERING INFORMATION	. 43
PART NAME DESCRIPTION	
PART NAME DESCRIPTION	. 44
PACKAGE INFORMATION	45
	. 70
DEVICION LICTORY	40





## 16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH

#### **FEATURES**

#### **GENERAL**

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 16M:16,777,216 x 1 bit structure or 8,388,608 x 2 bits (two I/O read mode) structure or 4,194,304 x 4 bits (four I/O read mode) structure
- 512 Equal Sectors with 4K byte each
  - Any Sector can be erased individually
- 32 Equal Blocks with 64K byte each
  - Any Block can be erased individually
- Single Power Supply Operation
  - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.5V to 2.5V

#### **PERFORMANCE**

- High Performance
  - Fast read
    - 1 I/O: 104MHz & 86MHz with 8 dummy cycles
    - 4 I/O: 75MHz with 6 dummy cycles
    - 2 I/O: 75MHz with 4 dummy cycles
  - Fast access time: 104MHz & 86MHz serial clock (15pF + 1TTL Load) and 66MHz serial clock (30pF + 1TTL Load)
  - Serial clock of four I/O read mode: 75MHz (15pF + TTL Load), which is equivalent to 300MHz
  - Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
  - Byte program time: 9us (typical)
  - Continuously program mode (automatically increase address under word program mode)
  - Fast erase time: 60ms (typ.)/sector (4K-byte per sector); 0.7s(typ.) /block (64K-byte per block); 14s(typ.) /chip
- Low Power Consumption
  - Low active read current: 25mA(max.) at 104MHz & 86MHz, 20mA(max.) at 66MHz and 10mA(max.) at 33MHz
  - Low active programming current: 20mA (max.)
  - Low active erase current: 20mA (max.)
  - Low standby current: 20uA (max.)
- Typical 100,000 erase/program cycles
- 10 years data retention

#### **SOFTWARE FEATURES**

- Input Data Format
  - 1-byte Command code
- Advanced Security Features
  - Block lock protection
  - The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
  - Additional 512-bit secured OTP for unique identifier
- Auto Erase and Auto Program Algorithm
  - Automatically erases and verifies data at selected sector
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)



- Status Register Feature
- Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
  - RES command for 1-byte Device ID
  - Both REMS, REMS2 and REMS4 commands for 1-byte manufacturer ID and 1-byte device ID

#### **HARDWARE FEATURES**

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
  - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
  - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- NC/SIO3
  - NC pin or serial data Input/Output for 4 x I/O read mode
- PACKAGE
  - 16-pin SOP (300mil)
  - 8-land WSON (6x5mm)
  - 8-pin SOP (200mil, 150mil)
  - All Pb-free devices are RoHS Compliant



#### **GENERAL DESCRIPTION**

The MX25L1635D are 16,777,216 bit serial Flash memory, which is configured as 2,097,152 x 8 internally. When it is in two or four I/O read mode, the structure becomes 8,388,608 bits x 2 or 4,194,304 bits x 4. The MX25L1635D feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25L1635D provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for Continuously program mode, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 20uA(typical:1uA) DC current.

The MX25L1635D utilizes MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.


**Table 1. Additional Feature Comparison** 

Additional	Protection a	and Security		ead mance	Identifier					
Featu- res Part Name	Flexible Block protection (BP0-BP3)	512-bit secured OTP	2 I/O Read (75MHz)	4 I/O Read (75MHz)	RES (command : AB hex)	REMS (command : 90 hex)	REMS2 (command : EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)	
MX25L1635D	<b>V</b>	٧	>	<b>V</b>	24 (hex)	C2 24 (hex) (if ADD=0)	C2 24 (hex) (if ADD=0)	C2 24 (hex) (if ADD=0)	C2 24 15 (hex)	
MX25L1605D	V	V	V		14 (hex)	C2 14 (hex) (if ADD=0)	C2 14 (hex) (if ADD=0)	Х	C2 20 15 (hex)	




#### **PIN CONFIGURATIONS**


#### 16-PIN SOP (300mil)



#### 8-PIN SOP (200mil, 150mil)



## 8-LAND WSON (6x5mm)



#### **PACKAGE OPTIONS**

	16M	
150mil 8-SOP	V	
209mil 8-SOP	V	
300mil 16-SOP	V	
6x5mm WSON	V	


#### PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data
	Input & Output (for 2xI/O or 4xI/O read
	mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial
	Data Input & Output (for 2xI/O or 4xI/O
	read mode)
SCLK	Clock Input
WP#/SIO2	Write protection: connect to GND or Serial
	Data Input & Output (for 4xI/O read mode)
NC/SIO3	NC pin (Not connect) or Serial Data
	Input & Output (for 4xI/O read mode)
VCC	+ 3.3V Power Supply
GND	Ground





#### **BLOCK DIAGRAM**





#### DATA PROTECTION

The MX25L1635D is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Power-on reset and tPUW: to avoid sudden power switch by system power supply transition, the power-on reset and tPUW (internal timer) may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
  - -Power-up
  - Write Disable (WRDI) command completion
  - Write Status Register (WRSR) command completion
  - Page Program (PP) command completion
  - Sector Erase (SE) command completion
  - Block Erase (BE) command completion
  - Chip Erase (CE) command completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
- Advanced Security Features: there are some protection and securuity features which protect content from inadvertent
  write and hostile access.

#### I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The proected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

Please refer to table of "protected area sizes".

- The Hardware Proteced Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into four I/O read mode, the feature of HPM will be disabled.



**Table 2. Protected Area Sizes** 

Status bit					Protect Level				
BP3	BP2	BP1	BP0	NO.	16Mbit block grouping				
0	0	0	0	0	(none)				
0	0	0	1	1	(1block, protected block 31th)				
0	0	1	0	2	(2blocks, protected block 30th-31th)				
0	0	1	1	3	(4blocks, protected block 28th-31th)				
0	1	0	0	4	(8blocks, protected block 24th-31th)				
0	1	0	1	5	(16blocks, protected block 16th-31th)				
0	1	1	0	6	(32blocks, protected all)				
0	1	1	1	7	(32blocks, protected all)				
1	0	0	0	8	(32blocks, protected all)				
1	0	0	1	9	(32blocks, protected all)				
1	0	1	0	10	(16blocks, protected block 0th-15th)				
1	0	1	1	11	(24blocks, protected block 0th-23th)				
1	1	0	0	12	(28blocks, protected block 0th-27th)				
1	1	0	1	13	(30blocks, protected block 0th-29th)				
1	1	1	0	14	(31blocks, protected block 0th-30th)				
1	1	1	1	15	(32blocks, protected all)				

**II. Additional 512-bit secured OTP** for unique identifier: to provide 512-bit one-time program area for setting device unique serial number - Which may be set by factory or system customer. Please refer to table 3. 512-bit secured OTP definition.

- Security register bit 0 indicates whether the chip is locked by factory or not.
- -To program the 512-bit secured OTP by entering 512-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 512-bit secured OTP mode by writing EXSO command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR (write security register) command to set customer lock-down bit1 as "1". Please refer to table of "security register definition" for security register bit definition and table of "512-bit secured OTP definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 512-bit secured OTP mode, array access is not allowed.

Table 3, 512-bit Secured OTP Definition

Address range	Size	Standard	Customer Lock
		Factory Lock	
xxxx00~xxxx0F	128-bit	ESN (electrical serial number)	Determined by customer
xxxx10~xxxx3F	384-bit	N/A	Determined by customer





# **Memory Organization**

**Table 4. Memory Organization (16Mb)** 

Block	Sector	Address Range							
	511	1FF000h	1FFFFFh						
31	:	:	:						
	496	1F0000h	1F0FFFh						
	495	1EF000h	1EFFFFh						
30	:	:	:						
	480	1E0000h	1E0FFFh						
	479	1DF000h	1DFFFFh						
29	:	:	:						
	464	1D0000h	1D0FFFh						
	463	1CF000h	1CFFFFh						
28	:	:	:						
	448	1C0000h	1C0FFFh						
	447	1BF000h	1BFFFFh						
27	:	:	:						
	432	1B0000h	1B0FFFh						
	431	1AF000h	1AFFFFh						
26	:	:	;						
	<u>:</u> 416	: 1A0000h	: 1A0FFFh						
	415	19F000h	19FFFFh						
25	415	19500011	. 19666611						
23	:	:	:						
	400	190000h	190FFFh						
0.4	399	18F000h	18FFFFh						
24	:	:	:						
	384	180000h	180FFFh						
20	383	17F000h	17FFFFh						
23	:	:	<u>:</u>						
	368	170000h	170FFFh						
	367	16F000h	16FFFFh						
22	:	: -	:						
	352	160000h	160FFFh						
	351	15F000h	15FFFFh						
21	:	÷	:						
	336	150000h	150FFFh						
	335	14F000h	14FFFFh						
20	:	:	:						
	320	140000h	140FFFh						
	319	13F000h	13FFFFh						
19	:	:	:						
	304	130000h	130FFFh						
	303	12F000h	12FFFFh						
18	:	:	;						
l	288	: 120000h	: 120FFFh						
17	287	11F000h	11FFFFh						
17	: 070	:	:						
	272	110000h	110FFFh						
40	271	10F000h	10FFFFh						
16	<u> </u>		<u>:</u>						
	256	100000h	100FFFh						

Block	Sector	ctor Address Range							
	255	0FF000h	0FFFFFh						
15	:	:	:						
	240	0F0000h	0F0FFFh						
	239	0EF000h	0EFFFFh						
14	:	:	:						
l	224	: 0E0000h	: 0E0FFFh						
	223	0E0000h	0DFFFFh						
13	. 223	·	ODFFFFII						
'3	:	:	:						
	208	0D0000h	0D0FFFh						
4.0	207	0CF000h	0CFFFFh						
12	:	:	:						
	192	0C0000h	0C0FFFh						
	191	0BF000h	0BFFFFh						
11	:	:	:						
	176	0B0000h	0B0FFFh						
	175	0AF000h	0AFFFFh						
10	:	:	:						
	160	0A0000h	OA0FFFh						
	159	09F000h	09FFFFh						
9	159								
9	:	:	:						
	144	090000h	090FFFh						
_	143	08F000h	08FFFFh						
8	:	:	:						
	128	080000h	080FFFh						
	127	07F000h	07FFFFh						
7	:	:	:						
	112	070000h	070FFFh						
	111	06F000h	06FFFFh						
6	:	:	:						
	96		OGOEEEh						
		060000h	060FFFh						
_	95	05F000h	05FFFFh						
5	:	:	:						
	80	050000h	050FFFh						
	79	04F000h	04FFFFh						
4	:	<u> </u>	<u> </u>						
	64	040000h	040FFFh						
	63	03F000h	03FFFFh						
3	:	:							
	48	030000h	030FFFh						
	47	02F000h	02FFFFh						
2	:	221 30011	,						
l ~	: :	1							
	32	020000h	020FFFh						
	31	01F000h	01FFFFh						
1	:		:						
	16	010000h	010FFFh						
	15	00F000h	00FFFFh						
	:	:	:						
	4	004000h	004FFFh						
0	3	003000h	003FFFh						
	2	002000h	002FFFh						
	1	001000h	001FFFh						
	0	000000h	000FFFh						
	<u> </u>								



#### **DEVICE OPERATION**

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, all SO pins of this LSI should be High-Z.
- 3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as Figure 2.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST READ, 2READ, 4READ, RES, REMS, REMS2 and REMS4 the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, 4PP, CP, RDP, DP, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

P/N: PM1374 REV. 1.5, OCT. 01, 2008





#### **COMMAND DESCRIPTION**

#### **Table 5. Command Set**

COMMAND	WREN	WRDI	RDID (	read	RDSI	R (read	WR	SR	RF	AD (read	FAST	2READ (2	4READ (4
(byte)	(write	(write		cation)	statu	`			data	,	READ (fast	x I/O read	x I/O read
(-),	enable)	disable)		,	regis		regi				read data)	command)	command)
	ĺ	,				,		Í			,	Note1	,
1st byte	06 (hex)	04 (hex)	9F (he	x)	05 (h	ex)	01 (	hex)	03 (	(hex)	0B (hex)	BB (hex)	EB (hex)
2nd byte							Valu	ıes		`	AD1	ADD(2)	ADD(4) &
0.11.4									A16		100	4.5.5 (0) 0	Dummy(4)
3rd byte									AD2 A8)	`	AD2	ADD(2) & Dummy(2)	Dummy(4)
4th byte											AD3	Dullilly (2)	
Hill by to									A0)		7100		
5th byte											Dummy		
Action	sets the		output		to rea	ad out	to w				n bytes	n bytes	n bytes
	(WEL)	(WEL)		C ID: 1-	the va		valu	es to the			read out		,
	write	write	byte		of the		stat				until CS#		4 x I/O until
	enable	enable		acturer	statu		regi	ster	goe	s high	goes high	CS# goes	CS# goes
	latch bit	latch bit	ID & 2	•	regis	ter						high	high
			device										
COMMAND		SE (sector					- 1	CP (Continuo		P (Deep ower	RDP (Release	RES (read electronic	Release Read
	page program)	erase)	erase)	eras	se)	progran	,	sly		owei own)	from deep	ID)	Enhanced
	programi							program	lu,	OWII)	power	10)	Lillianced
								mode)			down)		
1st byte	38 (hex)	20 (hex)	D8 (he	x) 60 (	or C7	02 (hex		AD (hex)	В	9 (hex)	AB (hex)	AB (hex)	FFh (hex)
-				(he	x)								
	AD1	AD1	AD1			AD1		AD1				х	х
3rd byte		AD2	AD2			AD2		AD2	_			X	X
4th byte Action	auad innut	AD3 to erase	AD3 to eras	10 to 0	rase	AD3 to		AD3 continous	lv o	nters	release	x to read out	x All these
	quad input to program	the	the	who		progran		program	- 1		from deep	1-byte	commands
	the selected		selecte			the		whole chir		own mode		device ID	FFh,00h,AA
	page	sector	block	00 0111		selecte		the	, La	0 1111 111000	down mode		h or 55h will
	1 - 3 -					page		address is	s				escape the
								automatic	al				performance
								ly increas	е				enhance
													mode.
COMMAND	REMS (rea	d IREMS2		REMS4		ENSO		EXSO (e	vit l	RDSCUR	WRSCUR	ESRY	DSRY
(byte)	electronic	(read ID		(read ID		(enter		secured		(read	(write	(enable	(disable
(-)/	manufactur	``		`		secure	ed	OTP)		security	security	SO to	SO to
	& device ID		,	,	,	OTP)	-	,		register)	register)	output	output
	G. G	′				' '			ľ		l'ogiotoi,	RY/BY#)	RY/BY#)
1st byte	90 (hex)	EF (hex	()	DF (hex	:)	B1 (he	x)	C1 (hex)	) [	2B (hex)	2F (hex)	70 (hex)	80 (hex)
2nd byte	x	x		x .	<u>,                                      </u>	,		, ,		,	, ,	` ′	. ,
3rd byte	х	х	1	x									
4th byte	ADD (Note	2) ADD (N	ote 2)	ADD (Note 2)									
Action	output the	output t		output t		to ente		to exit th		to read	to set the	to enable	to disable
	manufactur					the 51	2-bit			value of	lock-down	SO to	SO to
	ID & device			ID & de	vice	secure	ed	secured		security	bit as "1"	output	output
	ID	ID		ID		OTP		OTP mo	de	register	(once	RY/BY#	RY/BY#
						mode					lock-down,	during CP	during CP
											cannot be	mode	mode
	•										updated)		

Note 1: The count base is 4-bit for ADD(2) and Dummy(2) because of 2 x I/O. And the MSB is on SI/SIO1 which is different from 1 x I/O condition.

Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 3: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode



#### (1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low-> sending WREN instruction code-> CS# goes high. (see Figure 9)

#### (2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low-> sending WRDI instruction code-> CS# goes high. (see Figure 10)

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Quad Page Program (4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion
- Continuously program mode (CP) instruction completion

#### (3) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 24(hex) as the first-byte device ID, and the individual device ID of second-byte ID are listed as table of "ID Definitions". (see table 7 in page 26)

The sequence of issuing RDID instruction is: CS# goes low-> sending RDID instruction code -> 24-bits ID data out on SO -> to end RDID operation can use CS# to high at any time during data out. (see Figure 11.)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



#### (4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low-> sending RDSR instruction code-> Status Register data out on SO (see Figure 12)

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored and not affect value of WEL bit if it is applied to a protected memory area.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in table 1) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, performs Quad when it is reset to "0" (factory default) to enable WP# or is set to "1" to enable Quad SIO2 and SIO3.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, which is set to "0" (factory default). The SRWD bit is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

#### Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD	QE	BP3	BP2	BP1	BP0	WEL	WIP
(status register	(Quad Enable)	(level of	(level of	(level of	(level of	(write enable	(write in
write protect)	(	protected block)	protected block)	protected block)	protected block)	latch)	progress bit)
	1= Quad						1= write
1= status	Enable	(note1)	(note1)	(note1)	(note1)	1= write enable	operation
register write	0=not Quad	(Hote I)	(Hote I)	(110161)	(Hote I)	0= not write	0= not in write
disable	Enable					enable	operation
Non- volatile bit	Non- volatile bit	Non- volatile bit	Non-volatile bit	Non- volatile bit	Non- volatile bit	volatile bit	volatile bit

Note 1: see the table 2 "Protected Area Size" in page 11.



#### (5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in table 1). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the statur register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low-> sending WRSR instruction code-> Status Register data on SI-> CS# goes high. (see Figure 13)

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

**Table 6. Protection Modes** 

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode(SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

#### Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 1.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

#### Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

#### Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.



#### Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

#### Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system goes into four I/O read mode, the feature of HPM will be disabled.

#### (6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address on SI -> data out on SO-> to end READ operation can use CS# to high at any time during data out. (see Figure 14)

#### (7) Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low-> sending FAST\_READ instruction code-> 3-byte address on SI-> 1-dummy byte address on SI->data out on SO-> to end FAST\_READ operation can use CS# to high at any time during data out. (see Figure 15)

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (8) 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low $\rightarrow$ sending 2READ instruction $\rightarrow$ 24-bit address interleave on SIO1 & SIO0 $\rightarrow$ 4 dummy cycles on SIO1 & SIO0 $\rightarrow$ 5 data out interleave on SIO1 & SIO0 $\rightarrow$ 6 data out interleave on SIO1 & SIO0 $\rightarrow$ 7 dummy cycles on SIO1 & SIO0 $\rightarrow$ 8 data out interleave on SIO1 & SIO0 $\rightarrow$ 9 data out interleave on

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.





#### (9) 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before seding the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low $\rightarrow$ sending 4READ instruction $\rightarrow$ 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$ 6 dummy cycles  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$ to end 4READ operation can use CS# to high at any time during data out (see Figure 17 for 4 x I/O Read Mode Timing Waveform).

Another sequence of issuing 4 READ instruction especially useful in random access is: CS# goes low—sending 4 READ instruction—24-bit address interleave on SIO3, SIO2, SIO1 & SIO0—performance enhance toggling bit P[7:0]—4 dummy cycles—stata out interleave on SIO3, SIO2, SIO1 and SIO0 till CS# goes high—CS# goes low (reduce 4 Read instruction)—24-bit random access address (see figure 18 for 4x I/O read enhance performance mode timing waveform).

In the performance-enhancing mode (Note of Figure. 18), P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h,5Ah,F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh,00h,AAh or 55h. And afterwards CS# is raised or issuing FF command(CS# goes high -> CS# goes low-> sending 0xFF -> CS# goes high) instead of no toggling, the system then will escape from performance enhance mode and return to normal opertaion. In these cases, tSHSL=15ns(min) will be specified.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (10) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table 3) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of last address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low -> sending SE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 22)

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

#### (11) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before



sending the Block Erase (BE). Any address of the block (see table 3) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low -> sending BE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 23)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

#### (12) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary (the eighth bit of address byte been latched-in), otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low-> sending CE instruction code-> CS# goes high. (see Figure 24)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

#### (13) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low-> sending PP instruction code-> 3-byte address on SI-> at least 1-byte on data on SI-> CS# goes high. (see Figure 19)

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary( the eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.





#### (14) 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programer performance and the effectiveness of application of lower clock less than 20MHz. For system with faster clock, the Quad page program cannot provide more actual favors, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 20MHz below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low-> sending 4PP instruction code-> 3-byte address on SIO[3:0]-> at least 1-byte on data on SIO[3:0]-> CS# goes high. (see Figure 20)

#### (15) Continuously program mode (CP mode)

The CP mode may enhance program performance by automatically increasing address to the next higher address after each byte data has been programmed.

The Continuously program (CP) instruction is for multiple byte program to Flash. A write Enable (WREN) instruction must execute to set the Write Enable Latch(WEL) bit before sending the Continuously program (CP) instruction. CS# requires to go high before CP instruction is executing. After CP instruction and address input, two bytes of data is input sequentially from MSB(bit7) to LSB(bit0). The first byte data will be programmed to the initial address range with A0=0 (or A0=1) and second byte data with A0=1 (or A0=0). If only one byte data is input, the CP mode will not process. If more than two bytes data are input, the additional data will be ignored and only two byte data are valid. The CP program instruction will be ignored and not affect the WEL bit if it is applied to a protected memory area. Any byte to be programmed should be in the erase state (FF) first. It will not roll over during the CP mode, once the last unprotected address has been reached, the chip will exit CP mode and reset write Enable Latch bit (WEL) as "0" and CP mode bit as "0". Please check the WIP bit status if it is not in write progress before entering next valid instruction. During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex). And the WRDI command is valid after completion of a CP programming cycle, which means the WIP bit=0.

The sequence of issuing CP instruction is: CS# high to low -> sending CP instruction code -> 3-byte address on SI pin -> two data bytes on SI -> CS# goes high to low -> sending CP instruction and then continue two data bytes are programmed -> CS# goes high to low -> sending WRDI (Write Disable) instruction to end CP mode -> send RDSR instruction to verify if CP mode word program ends, or send RDSCUR to check bit4 to verify if CP mode ends. (see Figure21 of CP mode timing waveform)

Three methods to detect the completion of a program cycle during CP mode:

- 1) Software method-I: by checking WIP bit of Status Register to detect the completion of CP mode.
- 2) Software method-II: by waiting for a tBP time out to determine if it may load next valid command or not.
- 3) Hardware method: by writing ESRY (enable SO to output RY/BY#) instruction to detect the completion of a program cycle during CP mode. The ESRY instruction must be executed before CP mode execution. Once it is enable in CP mode, the CS# goes low will drive out the RY/BY# status on SO, "0" indicates busy stage, "1" indicates ready stage, SO pin outputs tri-state if CS# goes high. DSRY (disable SO to output RY/BY#) instruction to disable the SO to output RY/BY# and return to status register data output during CP mode. Please note that the ESRY/DSRY command are not accepted unless the completion of CP mode.

#### (16) Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the



Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low-> sending DP instruction code-> CS# goes high. (see Figure 25)

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (those instructions allow the ID being reading out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode.

#### (17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in Table 10.AC Characteristics. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions in next page. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The sequence is shown as Figure 26,27. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

#### (18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)

The REMS, REMS2 & REMS4 instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID. The REMS4 instruction is recommended to use for 4 I/O identification and REMS2 instruction is recommended to use for 2 I/O identification.

The REMS, REMS2 & REMS4 instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" or "EFh" or "DFh"followed by two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID for MXIC (C2h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in figure 31. The Device ID values are listed in Table 7 of ID Definitions in next page. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.



#### Table 7. ID Definitions

Command Type	MX25L1635D						
RDID (JEDEC ID)	Manufacturer ID	Memory type	Memory Density				
KDID (JEDEC ID)	C2	24	15				
RES	Electronic ID						
RES	24						
REMS/REMS2/	Manufacturer ID	Device ID					
REMS4	C2	24					

#### (19) Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 512-bit secured OTP mode. The additional 512-bit secured OTP is independent from main array, which may use to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low-> sending ENSO instruction to enter Secured OTP mode -> CS# goes high.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

#### (20) Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 512-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low-> sending EXSO instruction to exit Secured OTP mode-> CS# goes high.

#### (21) Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is: CS# goes low-> sending RDSCUR instruction -> Security Register data out on SO-> CS# goes high.

The definition of the Security Register bits is as below:

**Secured OTP Indicator bit.** The Secured OTP indicator bit shows the chip is locked by factory before ex-factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

**Lock-down Secured OTP (LDSO) bit.** By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 512-bit Secured OTP area cannot be update any more. While it is in 512-bit secured OTP mode, main array access is not allowed.

**Continuously Program Mode (CP mode) bit.** The Continuously Program Mode bit indicates the status of CP mode, "0" indicates not in CP mode; "1" indicates in CP mode.



## **Table 8. Security Register Definition**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
х	х	х	Continuously Program mode (CP mode)	х	х	LDSO (indicate if lock-down	Secrured OTP indicator bit
reserved	reserved	reserved	0=normal Program mode 1=CP mode (default=0)	reserved	reserved	0 = not lock- down 1 = lock-down (cannot program/erase OTP)	factory lock
volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	non-volatile bit	non-volatile bit

#### (22) Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is not required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 512-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low-> sending WRSCUR instruction -> CS# goes high.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.



#### **POWER-ON STATE**

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- -GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, after VCC reaching the VWI level, a tPUW time delay is required before the device is fully accessible for commands like write enable(WREN), page program (PP), quad page program (4PP), continuously program (CP), sector erase (SE), block erase (BE), chip erase(CE), WRSCUR and write status register (WRSR). If the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tPUW after VCC reached VWI level
- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL, even time of tPUW has not passed.

Please refer to the figure of "power-up timing".

#### Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during the stage while a write, program, erase cycle is in progress.



#### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

RATING	VALUE				
Ambient Operating Temperature	-40°C to 85°C for Industrial grade				
Storage Temperature	-55° C to 125° C				
Applied Input Voltage	-0.5V to 4.6V				
Applied Output Voltage	-0.5V to 4.6V				
VCC to Ground Potential	-0.5V to 4.6V				

#### NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, see Figure 2, 3.

Figure 2. Maximum Negative Overshoot Waveform





Figure 3. Maximum Positive Overshoot Waveform




#### CAPACITANCE TA = 25° C, f = 1.0 MHz


SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



## Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL



## Figure 5. OUTPUT LOADING





## Table 9. DC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7V ~ 3.6V)

SYMBOL	PARAMETER	NOTES	MIN.	TYP	MAX.	UNITS	TEST CONDITIONS
ILI	Input Load	1			± 2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ILO	Output Leakage	1			± 2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ISB1	VCC Standby	1		1	20	uA	VIN = VCC or GND
	Current						CS# = VCC
ISB2	Deep Power-down			1	20	uA	VIN = VCC or GND
	Current						CS# = VCC
ICC1	VCC Read	1			25	mA	f=86MHz and 104MHz
							fQ=75MHz (4 x I/O read)
							SCLK=0.1VCC/0.9VCC, SO=Open
					20	mA	f=66MHz
							fT=75MHz (2 x I/O read)
							SCLK=0.1VCC/0.9VCC, SO=Open
					10	mA	f=33MHz
							SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program	1			20	mA	Program in Progress
	Current (PP)						CS# = VCC
ICC3	VCC Write Status				20	mA	Program status register in progress
	Register (WRSR)						CS#=VCC
	Current						
ICC4	VCC Sector Erase	1			20	mA	Erase in Progress
	Current (SE)						CS#=VCC
ICC5	VCC Chip Erase	1			20	mA	Erase in Progress
	Current (CE)						CS#=VCC
VIL	Input Low Voltage		-0.5		0.3VCC	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	· V	
VOL	Output Low Voltage				0.4	V	IOL = 1.6mA
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA

#### Notes:

<sup>1.</sup> Typical values at VCC = 3.3V, T =  $25^{\circ}$  C. These currents are valid for all product versions (package and speeds).

<sup>2.</sup> Typical value is calculated by simulation.



## Table 10. AC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7V ~ 3.6V)

Symbol	Alt.	Parameter			Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for the following	instructions:		D.C.		86 & 104	MHz
		FAST_READ, PP, SE, BE, CE, D		(Co	ndition:1	5pF)		
		WREN, WRDI, RDID, RDSR, WRS	SR		D.C.		66	MHz
						(Co	ndition:30	OpF)
fRSCLK	fR	Clock Frequency for READ instructions					33	MHz
fTSCLK	fT	Clock Frequency for 2READ instru	Clock Frequency for 2READ instructions				75	MHz
	fQ	Clock Frequency for 4READ instru	uctions				75	MHz
						(Co	ndition:1	5pF)
tCH(1)	tCLH	Clock High Time			4.8			ns
tCL(1)	tCLL	Clock Low Time			4.8			ns
tCLCH(2)		Clock Rise Time (3) (peak to peak	.)		0.1			V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)			0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (relative to	SCLK)		5			ns
tCHSL		CS# Not Active Hold Time (relative	e to SCLK)		5			ns
tDVCH	tDSU	Data In Setup Time			2			ns
tCHDX	tDH	Data In Hold Time			5			ns
tCHSH		CS# Active Hold Time (relative to SCLK)						ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)						ns
tSHSL(3)	tCSH	CS# Deselect Time	Read		15			ns
			Write/Eras	se/Program	50			ns
tSHQZ(2)	tDIS	Output Disable Time		2.7V-3.6V			10	ns
				3.0V-3.6V			8	ns
tCLQV	tV	Clock Low to Output Valid		2.7V-3.6V			10/8	ns
		Loading: 30pF/15pF		3.0V-3.6V			8/6	ns
tCLQX	tHO	Output Hold Time	'		0			ns
tWHSL(4)		Write Protect Setup Time			20			ns
tSHWL(4)		Write Protect Hold Time			100			ns
tDP(2)		CS# High to Deep Power-down Mo	ode				10	us
tRES1(2)		CS# High to Standby Mode withou	t Electronic S	Signature Read			8.8	us
tRES2(2)		CS# High to Standby Mode with E	lectronic Sig	nature Read			8.8	us
tW		Write Status Register Cycle Time				40	100	ms
tBP		Byte-Program				9	300	us
tPP		Page Program Cycle Time				1.4	5	ms
tSE		Sector Erase Cycle Time				60	300	ms
tBE		Block Erase Cycle Time				0.7	2	S
tCE		Chip Erase Cycle Time				14	30	S


## Notes:

- 1. tCH + tCL must be greater than or equal to 1/fC
- 2. Value guaranteed by characterization, not 100% tested in production.
- 3. tSHSL=15ns from read instruction, tSHSL=50ns from Write/Erase/Program instruction.
- 4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 5. Test condition is shown as Figure 4, 5.



# **Timing Analysis**

## Figure 6. Serial Input Timing



## Figure 7. Output Timing






Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1




Figure 9. Write Enable (WREN) Sequence (Command 06)




Figure 10. Write Disable (WRDI) Sequence (Command 04)






Figure 11. Read Identification (RDID) Sequence (Command 9F)




Figure 12. Read Status Register (RDSR) Sequence (Command 05)




Figure 13. Write Status Register (WRSR) Sequence (Command 01)






Figure 14. Read Data Bytes (READ) Sequence (Command 03)




Figure 15. Read at Higher Speed (FAST\_READ) Sequence (Command 0B)






Figure 16. 2 x I/O Read Mode Sequence (Command BB)




Figure 17. 4 x I/O Read Mode Sequence (Command EB)






Figure 18. 4 x I/O Read enhance performance Mode Sequence (Command EB)






Figure 19. Page Program (PP) Sequence (Command 02)




Figure 20. 4 x I/O Page Program (4PP) Sequence (Command 38)








Figure 21. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)



Note: (1) During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex).


- (2) Once an internal programming operation begins, CS# goes low will drive the status on the SO pin and CS# goes high will return the SO pin to tri-state.
- (3) To end the CP mode, either reaching the highest unprotected address or sending Write Disable (WRDI) command (04 hex) may achieve it and then it is recommended to send RDSCUR command (2B hex) to verify if CP mode is ended

Figure 22. Sector Erase (SE) Sequence (Command 20)



Note: SE command is 20(hex).


Figure 23. Block Erase (BE) Sequence (Command D8)



Note: BE command is D8(hex).



Figure 24. Chip Erase (CE) Sequence (Command 60 or C7)



Note: CE command is 60(hex) or C7(hex).

Figure 25. Deep Power-down (DP) Sequence (Command B9)




Figure 26. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command AB)






Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)





Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)




#### Notes:

- (1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first
- (2) Instruction is either 90(hex) or EF(hex) or DF(hex).



Figure 29. Power-up Timing



Note: VCC (max.) is 3.6V and VCC (min.) is 2.7V.

Table 11. Power-Up Timing and VWI Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	200		us
tPUW(1)	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1.5	2.5	V

Note: 1. These parameters are characterized only.

### **INITIAL DELIVERY STATE**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



### RECOMMENDED OPERATING CONDITIONS

### At Device Power-Up

AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A. AC Timing at Device Power-Up

Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1	20	500000	us/V

#### Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "AC CHARACTERISTICS" table.

# MX25L1635D

### **ERASE AND PROGRAMMING PERFORMANCE**

PARAMETER	Min.	TYP. (1)	Max. (2)	UNIT
Write Status Register Cycle Time		40	100	ms
Sector Erase Time		60	300	ms
Block Erase Time		0.7	2	S
Chip Erase Time		14	30	S
Byte Program Time (via page program command)		9	300	us
Page Program Time		1.4	5	ms
Erase/Program Cycle		100,000		cycles

### Note:

- 1. Typical program and erase time assumes the following conditions: 25° C, 3.3V, and checker board pattern.
- 2. Under worst conditions of 85° C and 2.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. The maximum chip programming time is evaluated under the worst conditions of 0C, VCC=3.0V, and 100K cycle with 90% confidence level.

### LATCH-UP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.		



# MX25L1635D


## **ORDERING INFORMATION**

PARTNO.	CLOCK (MHz)	OPERATING CURRENT MAX.	STANDBY CURRENT MA	Temperature X.	PACKAGE	Remark
		(mA)	(uA)			
MX25L1635DMI-12G	86	25	20	-40° C~85° C	16-SOP	Pb-free
MX25L1635DM1I-12G	86	25	20	-40° C~85° C	8-SOP	Pb-free
					(150mil)	
MX25L1635DM2I-12G	86	25	20	-40° C~85° C	8-SOP	Pb-free
					(200mil)	
MX25L1635DZNI-12G	86	25	20	-40° C~85° C	8-WSON	Pb-free
					(6x5mm)	
MX25L1635DM2I-10G	104	25	20	-40° C~85° C	8-SOP	Pb-free
					(200mil)	






## PART NAME DESCRIPTION







## **PACKAGE INFORMATION**

Title: Package Outline for SOP 16L (300MIL)








Dimensions (inch dimensions are derived from the original mm dimensions)


SY	MBOL	Α	<b>A</b> 1	A2	b	С	D	E	E1	е	L	L1	s	θ
	Min.		0.10	2.25	0.36	0.20	10.10	10.10	7.42		0.40	1.31	0.51	0
mm	Nom.	-	0.20	2.31	0.41	0.25	10.30	10.30	7.52	1.27	0.84	1.44	0.64	5
	Max.	2.65	0.30	2.40	0.51	0.30	10.50	10.50	7.60	-	1.27	1.57	0.77	8
	Min.	-	0.004	0.089	0.014	0.008	0.397	0.397	0.292		0.016	0.052	0.020	0
Inch	Nom.		0.008	0.091	0.016	0.010	0.405	0.405	0.296	0.050	0.033	0.057	0.025	5
	Max.	0.104	0.012	0.094	0.020	0.012	0.413	0.413	0.299	-	0.050	0.062	0.030	8

DWC NO	DEVISION		REFERENCE	ICCLIE DATE		
DWG.NO.	DWG.NO. REVISION		EIAJ	ISSUE DATE		
6110-1402	8	MS-013		03-07-'06		




Title: Package Outline for WSON 8L (6x5x0.8MM, LEAD PITCH 1.27MM)





**TOP VIEW** 



SIDE VIEW

# **BOTTOM VIEW**

Dimensions (inch dimensions are derived from the original mm dimensions)

\*1 : This package has exposed metal pad underneath the package, it can't contact to metal trace or pad on board.


\*2 : The exposed pad size must not violate the min. metal separtion requirement, 0.2mm with terminals.

SY	'MBOL	Α	<b>A</b> 1	A2	b	D	D1	E	E1	L	е	у
	Min.	0.70	-	-	0.35	5.90	3.30	4.90	3.90	0.50		0.00
mm	Nom.	_		0.20	0.40	6.00	3.40	5.00	4.00	0.60	1.27	_
	Max.	0.80	0.05	-	0.48	6.10	3.50	5.10	4.10	0.75	_	0.08
	Min.	0.028			0.014	0.232	0.129	0.193	0.154	0.020	_	0.00
Inch	Nom.			0.008	0.016	0.236	0.134	0.197	0.157	0.024	0.05	_
	Max.	0.032	0.002		0.019	0.240	0.138	0.201	0.161	0.030	_	0.003

DWC NO	REVISION		REFERENCE	ICCUE DATE
DWG.NO.	REVISION	JEDEC	EIAJ	ISSUE DATE
6110-3401	4	MO-220		2007/09/20



## Title: Package Outline for SOP 8L 200MIL (official name - 209MIL)




Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT	MBOL	Α	<b>A</b> 1	A2	b	С	D	Е	E1	е	L	L1	s	θ
	Min.	_	0.05	1.70	0.36	0.19	5.13	7.70	5.18		0.50	1.21	0.62	0
mm	Nom.		0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31	0.74	5
	Max.	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.80	1.41	0.88	8
	Min.		0.002	0.067	0.014	0.007	0.202	0.303	0.204		0.020	0.048	0.024	0
Inch	Nom.		0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5
	Max.	0.009	0.010	0.075	0.020	0.010	0.210	0.319	0.212		0.031	0.056	0.035	8

DWG.NO.	REVISION		ISSUE DATE		
DWG.NO.	REVISION	JEDEC	EIAJ		1990E DATE
6110-1406	1				05-06-'05



## Title: Package Outline for SOP 8L (150MIL)



# Dimensions (inch dimensions are derived from the original mm dimensions)

SY	MBOL	Α	A1	A2	b	С	D	E	E1	е	L	L1	s	θ
	MIn.	-	0.10	1.35	0.36	0.15	4.77	5.80	3.80		0.46	0.85	0.41	0
mm	Nom.	İ	0.15	1.45	0.41	0.20	4.90	5.99	3.90	1.27	0.66	1.05	0.54	5
	Max.	1.75	0.20	1.55	0.51	0.25	5.03	6.20	4.00		0.86	1.25	0.67	8
	Min.	1	0.004	0.053	0.014	0.006	0.188	0.228	0.150		0.018	0.033	0.016	0
Inch	Nom.	-	0.006	0.057	0.016	0.008	0.193	0.236	0.154	0.050	0.026	0.041	0.021	5
	Max.	0.069	0.008	0.061	0.020	0.010	0.198	0.244	0.158		0.034	0.049	0.026	8

DWG.NO.	REVISION	REFERENCE			ICCUE DATE	
		JEDEC	EIAJ		ISSUE DATE	
6110-1401	6	MS-012			11-26-'03	



# MX25L1635D

# **REVISION HISTORY**

Revision No.	Description	Page	Date
1.0	1. Removed "Advanced Information" on page 1	P1	FEB/27/2008
1.1	1. Corrected wording	P10,18,19	APR/18/2008
	2. Added the description of SRWD bit for factory default	P16	
1.2	1. Correct typo	P13,19,20	APR/24/2008
1.3	1. Changed tSHSL spec from 30/50ns to 15/50ns	P29	JUL/08/2008
	2. Modified the performance enhance mode reset function description	P19,35	
	3. Added 8-SOP 104MHz solution	P5,27,28,29,	
		P43,44	
	4. Changed tCH/tCL spec from 5.5/5.5 (ns) to 5/5 (ns)	P29	
1.4	1. tCH(1), tCL(1) change from 5ns to 4.8ns	P29	AUG/06/2008
	2. Added "Release Read Enhance mode" in cmd set table	P14	
	3. Rewrite 4xI/O Read performance enhance mode process flow	P19	
	description		
	4. Modified figure 2 & 3 waveform	P26	
1.5	1. Revised sector erase time spec from 90ms(typ.) to 60ms(typ.)	P5,42	OCT/01/2008
	2. Revised sector erase time spec from 120ms(max.) to 300ms(max.)	P29	
	3. Revised block erase time spec from 1s(typ.) to 0.7s(typ.)	P29	





Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such as life-support systems, high temperature automotive, medical, aircraft and military application. Macronix and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due to use of Macronix's products in the prohibited applications.

# MACRONIX INTERNATIONAL CO., LTD.

#### **Headquarters**

Macronix, Int'l Co., Ltd. 16. Li-Hsin Road, Science Park. Hsinchu, Taiwan, R.O.C.

Tel: +886-3-5786688 Fax: +886-3-5632888

#### Macronix America, Inc.

680 North McCarthy Blvd. Milpitas, CA 95035, U.S.A. Tel: +1-408-262-8887

Fax: +1-408-262-8810

Email: sales.northamerica@macronix.com

#### Macronix Asia Limited.

NKF Bldg. 5F, 1-2 Higashida-cho, Kawasaki-ku Kawasaki-shi, Kanagawa Pref. 210-0005, Japan

Tel: +81-44-246-9100 Fax: +81-44-246-9105

### Macronix (Hong Kong) Co., Limited.

702-703, 7/F, Building 9, Hong Kong Science Park, 5 Science Park West Avenue, Sha Tin, N.T.

Tel: +86-852-2607-4289 Fax: +86-852-2607-4229

http://www.macronix.com

#### **Taipei Office**

Macronix, Int'l Co., Ltd. 19F, 4, Min-Chuan E. Road, Sec. 3,

Taipei, Taiwan, R.O.C. Tel: +886-2-2509-3300 Fax: +886-2-2509-2200

#### Macronix Europe N.V.

Koningin Astridlaan 59, Bus 1 1780 Wemmel Belgium Tel: +32-2-456-8020

Fax: +32-2-456-8021

#### Singapore Office

Macronix Pte. Ltd.

1 Marine Parade Central #11-03 Parkway Centre Singapore 449408 Tel: +65-6346-5505 Fax: +65-6348-8096