

#### **PRELIMINARY**

# BIT MAP LCD DRIVER

#### **■** GENERAL DESCRIPTION

The NJU6583 is a bit map LCD driver to display graphics or characters.

It contains 3,696 bits display data RAM, microprocessor interface circuits, instruction decoder, 96-segment and 33-common(1 out of 33-driver is prepared for Icon display)drivers.

The bit image display data is transferred to the display data RA M by serial or 8-bit parallel mode.

The NJU6583 automatically performs 7 or 15 dots horizontal sm ooth scroll, therefore the horizontal character scroll is easily controlled by the MPU.

33 x 96 dot graphics or 6-character 2-line by 16 x 16 dot character with icon are displayed by NJU6583 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

#### ■ PACKAGE OUTLINE



NJU6583CH

#### **■** FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 3,696 bits
- LCD Drivers 32-common + 1 Icon common x 96-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver Order Assignment, Power Saving, and Scroll ON/OFF.

- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage 2.4V ~ 5.5V
- LCD Driving Voltage --- 6.0V ~ 10V
- Package Outline Bumped Chip / TCP
- C-MOS Technology



#### PAD LOCATION



Chip Center

X=0um, Y=0um

Chip Size

X=6.54mm, Y=4.11mm

Chip Thickness

400um ± 30um

Bump Size

50um x 110um

Bump Height

25um TYP.

**Bump Material** 

Au

Four PADs illustrated with this mark are the alignment marks for COG.



#### ■ PAD COORDINATES

Chip Size 6.54mm x 4.11mm(Chip Center X=0um,Y=0um)


To DERCO   2810   -1890   51   SEG   3110   960   102   SEG   -600   1890	D4D H	T	V-()	\ \( \( \) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	DAD N-	Tii	V=( m)	Y=( μ m)	PAD No.	Terminal	X=( μ m)	Y=( μ m)
2   CS   -2580   -1890   52   SEG   3110   960   102   SEG   -600   1890   3   SI   -2430   -1890   53   SEG   3110   1040   103   SEG   -680   1890   54   CSG   3110   1120   104   SEG   -760   1890   55   CSG   3110   1120   104   SEG   -760   1890   55   CSG   3110   1120   105   SEG   -840   1890   55   CSG   3110   1120   105   SEG   -840   1890   60   CSG   -760   1890   60   CSG   -76	PAD No.	Terminal	X=( μ m)	Y=( μ m)	PAD No.	Terminal	X=( μ m)					
Si												
C266		<del> </del>						<del></del>				
5         AO         −2140         −1890         −55         SEG s         3110         1200         105         SEG s         −920         1890           6         WR         −1890         −1890         55         SEG s         3110         1280         106         SEG s         −290         1890           7         RG         −1850         −1890         58         SEG s         200         1890         107         SEG s         −1000         1890           8         V on         −1720         −1890         58         SEG s         2290         1890         108         EEG s         −1000         1890           9         D o         −1400         −1890         60         SEG s         2240         1890         10         SEG s         −11400         1890           10         D o         −1900         −1890         61         SEG s         2760         1890         110         SEG s         −1400         1890           11         D o         160         −1890         63         SEG s         2200         1890         111         SEG s         −1400         1890           13         D o         160		<del></del>						<del></del>				
6         WR         -1990         -1880         56         SEG s         3110         1280         106         SEG s         -920         1890           7         RD         -1850         -1990         57         SEG s         3000         1890         107         SEG s         -1000         1890           9         D o         -1400         -1890         59         SEG s         2200         1890         109         SEG s         -1160         1890           10         D n         -900         -1890         60         SEG s         2260         1890         109         SEG s         -1120         1890           11         D s         -400         -1890         61         SEG s         2680         1890         111         SEG s         -1400         1890           12         D s         100         -1890         62         SEG s         2600         1890         111         SEG s         -1400         1890           13         D s         60         1890         64         SEG s         2520         1890         111         SEG s         -1480         1890           14         D s         1600 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>†*************************************</td><td></td></t<>											†*************************************	
7         RO         −1850         −1890         57         SEG10         3000         1890         107         SEG20         −1080         1890           9         D 0         −1400         −1890         58         SEG12         2240         1890         108         SEG2         −1080         1890           10         D 0         −1400         −1890         60         SEG12         2760         1890         110         SEG22         −1160         1890           11         D 2         −400         −1890         61         SEG12         −260         1890         110         SEG22         −1890           12         D 3         100         −1890         62         SEG18         −2600         1890         112         SEG24 <t>−1400         1890           13         D 4         600         −1890         63         SEG18         −2520         1890         112         SEG26         −1400         1890           14         D 5         1100         −1890         65         SEG19         −2240         1890         114         SEG26         −1890         68         SEG19         −2260         1890         115         SEG26<td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t>												
Second   Columbia   Second												
D												
10												<del></del>
11				<del></del>								<del></del>
12								· · · · · · · · · · · · · · · · · · ·				
13				<del></del>								
14								<del> </del>				
15												
16								-				
17		<del> </del>										
18				<del></del>								
19				<del> </del>						<del></del>		
20         C1         2790         -1890         70         SEG <sub>23</sub> 1960         1890         120         SEG <sub>24</sub> -2040         1890           21         C2         2900         -1890         71         SEG <sub>24</sub> 1880         1890         121         SEG <sub>24</sub> -2120         1890           22         C2         3010         -1890         72         SEG <sub>26</sub> 1720         1890         122         SEG <sub>26</sub> -2200         1890           23         V <sub>6</sub> 3110         -1700         73         SEG <sub>26</sub> 1720         1890         123         SEG <sub>76</sub> -2280         1890           24         VR         3110         -1590         74         SEG <sub>27</sub> 1640         1890         125         SEG <sub>78</sub> -2440         1890           25         V <sub>9</sub> 3110         -1450         75         SEG <sub>28</sub> 1560         1890         125         SEG <sub>78</sub> -2440         1890           26         V <sub>1</sub> 3110         -1250         77         SEG <sub>28</sub> 1480         1890         126         SEG <sub>79</sub> -2520         1890           28         V <sub>3</sub> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td><del></del></td> <td></td> <td>SEG72</td> <td>-1960</td> <td>1890</td>								<del></del>		SEG72	-1960	1890
21         C2 **         2900         -1890         71         SEG <sub>2</sub> *         1880         1890         121         SEG <sub>3</sub> *         -2120         1890           22         C2 **         3010         -1890         72         SEG <sub>2</sub> *         1800         1890         122         SEG <sub>7</sub> *         -2200         1890           24         VR         3110         -1590         74         SEG <sub>2</sub> *         1640         1890         124         SEG <sub>7</sub> *         -2360         1890           25         V po         3110         -1480         75         SEG <sub>2</sub> *         1560         1890         125         SEG <sub>7</sub> *         -2360         1890           26         V ;         3110         -1370         76         SEG <sub>2</sub> *         1560         1890         126         SEG <sub>7</sub> *         -2440         1890           26         V ;         3110         -1140         78         SEG <sub>2</sub> *         1400         1890         127         SEG <sub>8</sub> *         -2600         1890           28         V a         3110         -1030         79         SEG <sub>3</sub> *         1240         1890         129         SEG <sub>8</sub> *         -2680         1890           30         V s<		<del></del>							120	SEG <sub>73</sub>	-2040	1890
22         C2 ¹         3010         -1890         72         SEG₂₅         1800         1890         122         SEG₂₅         -2200         1890           23         V ₅         3110         -1700         73         SEG₂₅         1720         1890         123         SEG₂₅         -2280         1890           24         VR         3110         -1590         74         SEG₂₅         1640         1890         124         SEG₂ゥ         -2360         1890           25         V ₀₀         3110         -1480         75         SEG₂₅         1550         1890         125         SEG₂ゥ         -2440         1890           26         V ₁         3110         -1370         76         SEG₂₀         1480         1890         126         SEG₃ゥ         -2520         1890           27         V ₂         3110         -1250         77         SEG₃₀         1400         1890         128         SEG₃ゥ         -2520         1890           28         V ₃         3110         -1030         79         SEG₃₂         1240         1890         128         SEG₃ゥ         -2760         1890           30         V ₃         3110									121	SEG74	-2120	1890
23         V s         3110         -1700         73         SEG₂s         1720         1890         123         SEG₂s         -2280         1890           24         VR         3110         -1590         74         SEG₂s         1640         1890         124         SEG₂s         -2360         1890           25         V so         3110         -1480         75         SEG₂s         1560         1890         125         SEG₃s         -2440         1890           26         V s         3110         -1370         76         SEG₂s         1480         1890         125         SEG₃s         -2520         1890           27         V s         3110         -1250         77         SEG₃s         1400         1890         127         SEG₃s         -2620         1890           28         V s         3110         -1030         79         SEG₃s         1240         1890         128         SEG₃s         -2680         1890           29         V s         3110         -920         80         SEG₃s         1240         1890         130         SEG₃s         -2760         1890           31         C s         3110										SEG 7 5	-2200	1890
24         VR         3110         -1590         74         SEG <sub>2</sub> 7         1640         1890         124         SEG <sub>7</sub> 7         -2360         1890           25         Vob         3110         -1480         75         SEG <sub>2</sub> 8         1560         1890         125         SEG <sub>78</sub> -2440         1890           26         V 1         3110         -1370         76         SEG <sub>2</sub> 8         1480         1890         126         SEG <sub>78</sub> -2520         1890           27         V 2         3110         -1250         77         SEG <sub>30</sub> 1400         1890         127         SEG <sub>80</sub> -2600         1890           28         V 3         3110         -1140         78         SEG <sub>31</sub> 1320         1890         128         SEG <sub>81</sub> -2680         1890           29         V 4         3110         -900         80         SEG <sub>32</sub> 1240         1890         128         SEG <sub>82</sub> -2760         1890           30         V 5         3110         -920         80         SEG <sub>32</sub> 1240         1890         130         SEG <sub>82</sub> -2760         1890           31         C 9								1890	123	SEG 7 6	-2280	1890
25         V DD         3110         -1480         75         SEG 28         1560         1890         125         SEG 78         -2440         1890           26         V 1         3110         -1370         76         SEG 29         1480         1890         126         SEG 79         -2520         1890           27         V 2         3110         -1250         77         SEG 30         1400         1890         128         SEG 90         -2600         1890           28         V 3         3110         -1140         78         SEG 31         1320         1890         128         SEG 90         -2600         1890           29         V 4         3110         -1030         79         SEG 32         1240         1890         128         SEG 32         -2760         1890           30         V 5         3110         -920         80         SEG 31         1160         1890         130         SEG 32         -2840         1890           31         C 0         3110         -640         82         SEG 36         1000         1890         131         SEG 32         -2840         1890           32         C 1         31				+				1890		SEG 7 7		1890
26         V:         3110         -1370         76         SEG20         1480         1890         126         SEG70         -2520         1890           27         V:         3110         -1250         77         SEG30         1400         1890         127         SEG30         -2600         1890           28         V:         3110         -1140         78         SEG31         1320         1890         128         SEG31         -2680         1890           29         V:         3110         -1030         79         SEG32         1240         1890         129         SEG32         -2760         1890           30         V:         3110         -920         80         SEG33         1160         1890         130         SEG32         -2840         1890           31         C:         3110         -640         82         SEG36         1000         1890         131         SEG32         -2840         1890           32         C:         3110         -660         83         SEG36         920         1890         133         SEG36         -3000         1890           33         C:         3110         -480<			-			<del></del>		1890		SEG 78	-2440	1890
27         V 2         3110         -1250         77         SEG 30         1400         1890         127         SEG 80         -2600         1890           28         V 3         3110         -1140         78         SEG 31         1320         1890         128         SEG 81         -2680         1890           29         V 4         3110         -1030         79         SEG 32         1240         1890         129         SEG 82         -2760         1890           30         V 5         3110         -920         80         SEG 32         1160         1890         130         SEG 82         -2840         1890           31         C 0         3110         -640         82         SEG 34         1080         1890         131         SEG 84         -2920         1890           32         C 1         3110         -640         82         SEG 96         1000         1890         132         SEG 84         -2920         1890           34         C 3         3110         -480         84         SEG 97         840         1890         133         SEG 86         -3110         1200           35         C 4         3110 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SEG<sub>79</sub></td> <td>-2520</td> <td>1890</td>										SEG <sub>79</sub>	-2520	1890
28         V 3         3110         -1140         78         SEG 3 1         1320         1890         128         SEG 5 2         -2680         1890           29         V 4         3110         -1030         79         SEG 3 2         1240         1890         129         SEG 8 2         -2760         1890           30         V 5         3110         -920         80         SEG 3 2         1160         1890         130         SEG 8 3         -2840         1890           31         C 0         3110         -720         81         SEG 9 4         1080         1890         131         SEG 8 6         -2920         1890           32         C 1         3110         -640         82         SEG 9 6         1000         1890         132         SEG 9 6         -3000         1890           33         C 2         3110         -640         82         SEG 9 7         920         1890         133         SEG 9 8         -3110         1280           34         C 3         3110         -480         84         SEG 9 7         840         1890         134         SEG 9 7         -3110         1200           35         C 4			3110						127	SEG <sub>80</sub>	-2600	1890
29         V₄         3110         -1030         79         SEG₃₂         1240         1890         129         SEG₃₂         -2760         1890           30         V₅         3110         -920         80         SEG₃₃         1160         1890         130         SEG₃₃         -2840         1890           31         C₀         3110         -720         81         SEG₃₃         1000         1890         131         SEG₃₃         -2840         1890           32         C₁         3110         -640         82         SEG₃₃         1000         1890         132         SEG₃₅         -3000         1890           33         C₂         3110         -560         83         SEG₃₃         920         1890         133         SEG₃₅         -3110         1280           34         C₃         3110         -480         84         SEG₃₃         840         1890         133         SEG₃₅         -3110         1280           35         C₄         3110         -400         85         SEG₃₃         760         1890         135         SEG₃₅         -3110         120           36         C₃         3110         -240						SEG <sub>31</sub>		1890	128	SEG <sub>8 1</sub>	-2680	1890
30         V 5         3110         -920         80         SEG₃₃         1160         1890         130         SEG₃₃         -2840         1890           31         C ₀         3110         -720         81         SEG₃₃         1080         1890         131         SEG₃₃         -2920         1890           32         C ₁         3110         -640         82         SEG₃₅         1000         1890         132         SEG₃₅         -3000         1890           33         C ₂         3110         -560         83         SEG₃₅         920         1890         133         SEG₃₅         -3110         1280           34         C ₃         3110         -480         84         SEG₃₃         760         1890         135         SEG₃₅         -3110         1200           35         C ₄         3110         -400         85         SEG₃₃         760         1890         135         SEG₃ゅ         -3110         1200           36         C ₅         3110         -320         86         SEG₃₃         760         1890         136         SEG₃ゅ         -3110         120           37         C ₅         3110         -240				-1030			1240	1890	129	SEG <sub>82</sub>	-2760	1890
31         Co         3110         -720         81         SEG34         1080         1890         131         SEG84         -2920         1890           32         C1         3110         -640         82         SEG35         1000         1890         132         SEG85         -3000         1890           33         C2         3110         -560         83         SEG36         920         1890         133         SEG85         -3110         1280           34         C3         3110         -480         84         SEG37         840         1890         134         SEG87         -3110         1200           35         C4         3110         -400         85         SEG38         760         1890         135         SEG88         -3110         1200           36         C5         3110         -320         86         SEG39         680         1890         136         SEG89         -3110         1040           37         C6         3110         -240         87         SEG490         600         1890         137         SEG99         -3110         90           38         C9         3110         -160						SEG 3 3	1160	1890	130	SEG <sub>83</sub>	-2840	1890
32         C 1         3110         -640         82         SEG <sub>35</sub> 1000         1890         132         SEG <sub>85</sub> -3000         1890           33         C 2         3110         -560         83         SEG <sub>36</sub> 920         1890         133         SEG <sub>86</sub> -3110         1280           34         C 3         3110         -480         84         SEG <sub>37</sub> 840         1890         134         SEG <sub>87</sub> -3110         1200           35         C 4         3110         -400         85         SEG <sub>38</sub> 760         1890         135         SEG <sub>88</sub> -3110         1200           36         C 6         3110         -320         86         SEG <sub>39</sub> 680         1890         136         SEG <sub>89</sub> -3110         1040           37         C 6         3110         -240         87         SEG <sub>40</sub> 600         1890         137         SEG <sub>89</sub> -3110         1040           38         C 7         3110         -160         88         SEG <sub>41</sub> 520         1890         138         SEG <sub>91</sub> -3110         800           39         C 8         3		<del></del>			81		1080	1890	131	SEG <sub>84</sub>	-2920	1890
33         C₂         3110         -560         83         SEG₃6         920         1890         133         SEG₃6         -3110         1280           34         C₃         3110         -480         84         SEG₃7         840         1890         134         SEG₃7         -3110         1200           35         C₄         3110         -400         85         SEG₃8         760         1890         135         SEG₃8         -3110         1120           36         C₅         3110         -320         86         SEG₃9         680         1890         136         SEG₃9         -3110         1040           37         C₆         3110         -240         87         SEG₄0         600         1890         137         SEG₃9         -3110         1040           38         C₁         3110         -160         88         SEG₄1         520         1890         138         SEG₃9         -3110         80           39         C₃         3110         -80         89         SEG₄2         440         1890         139         SEG₃2         -3110         80           40         C₃         3110         80 <td< td=""><td></td><td>C<sub>1</sub></td><td>3110</td><td></td><td>82</td><td>SEG35</td><td>1000</td><td>1890</td><td>132</td><td>SEG<sub>85</sub></td><td>-3000</td><td>1890</td></td<>		C <sub>1</sub>	3110		82	SEG35	1000	1890	132	SEG <sub>85</sub>	-3000	1890
34         C 3         3110         -480         84         SEG <sub>37</sub> 840         1890         134         SEG <sub>87</sub> -3110         1200           35         C 4         3110         -400         85         SEG <sub>38</sub> 760         1890         135         SEG <sub>88</sub> -3110         1120           36         C 5         3110         -320         86         SEG <sub>39</sub> 680         1890         136         SEG <sub>89</sub> -3110         1040           37         C 6         3110         -240         87         SEG <sub>40</sub> 600         1890         137         SEG <sub>90</sub> -3110         960           38         C 7         3110         -160         88         SEG <sub>41</sub> 520         1890         138         SEG <sub>90</sub> -3110         80           39         C 8         3110         -80         89         SEG <sub>42</sub> 440         1890         139         SEG <sub>90</sub> -3110         80           40         C 9         3110         0         90         SEG <sub>43</sub> 360         1890         140         SEG <sub>93</sub> -3110         720           41         C 10         3110			3110	-560	83	SEG36	920	1890	133	SEG <sub>86</sub>	-3110	1280
35         C 4         3110         -400         85         SEG 38         760         1890         135         SEG 88         -3110         1120           36         C 5         3110         -320         86         SEG 39         680         1890         136         SEG 89         -3110         1040           37         C 6         3110         -240         87         SEG 40         600         1890         137         SEG 90         -3110         960           38         C 7         3110         -160         88         SEG 41         520         1890         138         SEG 91         -3110         880           39         C 8         3110         -80         89         SEG 42         440         1890         139         SEG 92         -3110         800           40         C 9         3110         0         90         SEG 42         440         1890         140         SEG 92         -3110         800           41         C 10         3110         80         91         SEG 42         280         1890         141         SEG 93         -3110         640           42         C 11         3110         16	-						840	1890	134	SEG <sub>8 7</sub>	-3110	1200
36         C 5         3110         -320         86         SEG 9         680         1890         136         SEG 9         -3110         1040           37         C 6         3110         -240         87         SEG 40         600         1890         137         SEG 90         -3110         960           38         C 7         3110         -160         88         SEG 41         520         1890         138         SEG 91         -3110         880           39         C 8         3110         -80         89         SEG 42         440         1890         139         SEG 92         -3110         800           40         C 9         3110         0         90         SEG 43         360         1890         140         SEG 92         -3110         800           41         C 10         3110         80         91         SEG 44         280         1890         141         SEG 93         -3110         640           42         C 11         3110         160         92         SEG 46         200         1890         142         SEG 95         -3110         560           43         C 12         3110         320 </td <td></td> <td></td> <td></td> <td>-400</td> <td>85</td> <td>\$EG38</td> <td>760</td> <td>1890</td> <td>135</td> <td>SEG<sub>88</sub></td> <td>-3110</td> <td></td>				-400	85	\$EG38	760	1890	135	SEG <sub>88</sub>	-3110	
38         C 7         3110         -160         88         SEG41         520         1890         138         SEG91         -3110         880           39         C 8         3110         -80         89         SEG42         440         1890         139         SEG92         -3110         800           40         C 9         3110         0         90         SEG43         360         1890         140         SEG93         -3110         720           41         C 10         3110         80         91         SEG44         280         1890         141         SEG94         -3110         640           42         C 11         3110         160         92         SEG45         200         1890         142         SEG95         -3110         560           43         C 12         3110         240         93         SEG46         120         1890         143         C 31         -3110         480           44         C 13         3110         320         94         SEG47         40         1890         144         C 30         -3110         400           45         C 14         3110         400		C 5	3110	-320	86	SEG <sub>39</sub>	680	1890	136		-3110	1040
38         C 7         3110         -160         88         SEG41         520         1890         138         SEG91         -3110         880           39         C 8         3110         -80         89         SEG42         440         1890         139         SEG92         -3110         800           40         C 9         3110         0         90         SEG43         360         1890         140         SEG93         -3110         720           41         C 10         3110         80         91         SEG44         280         1890         141         SEG94         -3110         640           42         C 11         3110         160         92         SEG46         200         1890         142         SEG95         -3110         560           43         C 12         3110         240         93         SEG46         120         1890         143         C 31         -3110         480           44         C 13         3110         320         94         SEG47         40         1890         144         C 30         -3110         400           45         C 14         3110         400	37	C 6	3110	-240	87	SEG 40	600	1890	137	SEG <sub>90</sub>	-3110	
40         C 9         3110         0         90         SEG43         360         1890         140         SEG93         -3110         720           41         C 10         3110         80         91         SEG44         280         1890         141         SEG94         -3110         640           42         C 11         3110         160         92         SEG45         200         1890         142         SEG95         -3110         560           43         C 12         3110         240         93         SEG46         120         1890         143         C 31         -3110         480           44         C 13         3110         320         94         SEG47         40         1890         144         C 30         -3110         400           45         C 14         3110         400         95         SEG48         -40         1890         145         C 29         -3110         320           46         C 15         3110         480         96         SEG49         -120         1890         146         C 28         -3110         240           47         SEG 0         3110         560 <td< td=""><td></td><td>C 7</td><td>3110</td><td>-160</td><td>88</td><td>SEG<sub>41</sub></td><td>520</td><td>1890</td><td>138</td><td>SEG<sub>9 1</sub></td><td>-3110</td><td></td></td<>		C 7	3110	-160	88	SEG <sub>41</sub>	520	1890	138	SEG <sub>9 1</sub>	-3110	
41         C 10         3110         80         91         SEG 44         280         1890         141         SEG 94         -3110         640           42         C 11         3110         160         92         SEG 46         200         1890         142         SEG 95         -3110         560           43         C 12         3110         240         93         SEG 46         120         1890         143         C 31         -3110         480           44         C 13         3110         320         94         SEG 47         40         1890         144         C 30         -3110         400           45         C 14         3110         400         95         SEG 48         -40         1890         145         C 29         -3110         320           46         C 16         3110         480         96         SEG 49         -120         1890         146         C 28         -3110         240           47         SEG 0         3110         560         97         SEG 50         -200         1890         147         C 27         -3110         160           48         SEG 1         3110         640 <td>39</td> <td>Св</td> <td>3110</td> <td>-80</td> <td>89</td> <td>SEG<sub>42</sub></td> <td>440</td> <td>1890</td> <td>139</td> <td>SEG<sub>92</sub></td> <td>-3110</td> <td></td>	39	Св	3110	-80	89	SEG <sub>42</sub>	440	1890	139	SEG <sub>92</sub>	-3110	
41         C 10         3110         80         91         SEG44         280         1890         141         SEG94         -3110         640           42         C 11         3110         160         92         SEG45         200         1890         142         SEG95         -3110         560           43         C 12         3110         240         93         SEG46         120         1890         143         C 31         -3110         480           44         C 13         3110         320         94         SEG47         40         1890         144         C 30         -3110         400           45         C 14         3110         400         95         SEG48         -40         1890         145         C 29         -3110         320           46         C 16         3110         480         96         SEG48         -120         1890         146         C 28         -3110         240           47         SEG 0         3110         560         97         SEG50         -200         1890         147         C 27         -3110         160           48         SEG 1         3110         640				0	90	SEG <sub>43</sub>	360					
42         C 1 1         3110         160         92         SEG 4 5         200         1890         142         SEG 5 5         -3110         560           43         C 1 2         3110         240         93         SEG 4 6 120         1890         143         C 3 1 3110         -3110         480           44         C 1 3         3110         320         94         SEG 4 7 40         1890         144         C 3 0 -3110         400           45         C 1 4         3110         400         95         SEG 4 8 -40         1890         145         C 2 9 -3110         320           46         C 1 6         3110         480         96         SEG 4 9 -120         1890         146         C 2 8 -3110         240           47         SEG 0         3110         560         97         SEG 5 0 -200         1890         147         C 2 7 -3110         160           48         SEG 1         3110         640         98         SEG 5 1 -280         1890         148         C 2 6 -3110         80           49         SEG 2         3110         720         99         SEG 5 2 -360         1890         149         C 2 5 -3110         0		<del> </del>		80	91	SEG44	280	1890	141	SEG <sub>94</sub>	-3110	640
43         C 1 2         3110         240         93         SEG 4 6         120         1890         143         C 3 1         -3110         480           44         C 1 3         3110         320         94         SEG 4 7         40         1890         144         C 3 0         -3110         400           45         C 1 4         3110         400         95         SEG 4 8         -40         1890         145         C 2 9         -3110         320           46         C 1 6         3110         480         96         SEG 4 9         -120         1890         146         C 2 8         -3110         240           47         SEG 0         3110         560         97         SEG 5 0         -200         1890         147         C 2 7         -3110         160           48         SEG 1         3110         640         98         SEG 5 1         -280         1890         148         C 2 6         -3110         80           49         SEG 2         3110         720         99         SEG 5 2         -360         1890         149         C 2 5         -3110         0		<del> </del>	3110	160	92	SEG <sub>45</sub>	200	1890	142	SEG <sub>95</sub>		560
45         C 14         3110         400         95         SEG 48         -40         1890         145         C 29         -3110         320           46         C 16         3110         480         96         SEG 49         -120         1890         146         C 28         -3110         240           47         SEG 0         3110         560         97         SEG 50         -200         1890         147         C 27         -3110         160           48         SEG 1         3110         640         98         SEG 1         -280         1890         148         C 26         -3110         80           49         SEG 2         3110         720         99         SEG 2         -360         1890         149         C 25         -3110         0	43		3110	240	93	SEG 4 6	120	1890	143	C 3 1	-3110	480
45         C 14         3110         400         95         SEG 48         -40         1890         145         C 29         -3110         320           46         C 16         3110         480         96         SEG 49         -120         1890         146         C 28         -3110         240           47         SEG 6         3110         560         97         SEG 50         -200         1890         147         C 27         -3110         160           48         SEG 1         3110         640         98         SEG 51         -280         1890         148         C 26         -3110         80           49         SEG 2         3110         720         99         SEG 52         -360         1890         149         C 25         -3110         0		C 13	3110	320	94	SEG <sub>47</sub>	40	1890	144			
46     C 15     3110     480     96     SEG 49     -120     1890     146     C 28     -3110     240       47     SEG 0     3110     560     97     SEG 50     -200     1890     147     C 27     -3110     160       48     SEG 1     3110     640     98     SEG 51     -280     1890     148     C 26     -3110     80       49     SEG 2     3110     720     99     SEG 52     -360     1890     149     C 25     -3110     0				400	95	SEG <sub>48</sub>	-40	1890	145	C 2 9	-3110	320
47     SEG o     3110     560     97     SEG o     -200     1890     147     C 27     -3110     160       48     SEG o     3110     640     98     SEG o     -280     1890     148     C 26     -3110     80       49     SEG o     3110     720     99     SEG o     -360     1890     149     C 25     -3110     0					96			1890	146			240
48         SEG 1         3110         640         98         SEG 1         -280         1890         148         C 26         -3110         80           49         SEG 2         3110         720         99         SEG 52         -360         1890         149         C 25         -3110         0		<del></del>			97	SEG <sub>50</sub>		1890	147		-3110	160
49 SEG 2 3110 720 99 SEG 6 2 -360 1890 149 C 25 -3110 0		+		640	98		-280	1890	148		-3110	80
		+			-			1890	149	C 2 5	-3110	0
		SEG 3			100	SEG <sub>53</sub>	-440	1890	150	C 2 4	-3110	-80



PAD No.	Terminal	X=( μ m)	Y=(μm)
151	C 23	-3110	-160
152	C 22	-3110	-240
153	C 21	-3110	-320
154	C 20	-3110	-400
155	C 19	-3110	-480
156	C 18	-3110	-560
157	C 17	-3110	-640
158	C 16	-3110	-720
159	СОМІ	-3110	-800
160	T <sub>2</sub>	-3110	-970
161	T <sub>1</sub>	-3110	-1110
162	SCL	-3110	-1260
163	CLI	-3110	-1410
164	P/S	-3110	-1560
165	RES	-3110	-1700
ALIGNMENT	A1	-3130	-1920
ALIGNMENT	A2	3130	-1920
ALIGNMENT	B1	3130	1900
AL I GNMENT	B2	-3130	1900



#### **■ BLOCK DIAGRAM**





# **■ TERMINAL DESCRIPTION**

No.	Symbol	1/0	Function
8,25	<b>V</b> DD	Power	V □□ =+5V (Less than 3.3V should be apply when voltage tripler using.)
17	<b>V</b> ss	GND	V ss = 0V
26 27 28 29 23,30	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation.  V DD ≥ V 1 ≥ V 2 ≥ V 3 ≥ V 4 ≥ V 5  When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V 1 ~ V 4 terminals.  Term. V 1 V 2 V 3 V 4 V 4 Volt. V 5 +4/5V LCD V 5 +3/5V LCD V 5 +2/5V LCD V 5 +1/5V LCD (V LCD = V DD - V 5)
19 20 21 22	C1 <sup>+</sup> C1 <sup>-</sup> C2 <sup>+</sup> C2 <sup>-</sup>	0	Step up capacitor connecting terminals.  In case of tripler operation, connect the capacitor between C1 $^+$ and C1 $^-$ , C2 $^+$ and C2 $^-$ .  In case of doubler operation, connect the capacitor between C2 $^+$ and C2 $^-$ , connect C2 $^+$ to C1 $^+$ , and C1 $^-$ should be open.
18	<b>V</b> 0UT	0	Step up voltage output terminal. Connect the step up capacitor between this terminal and $\dot{V}_{\text{SS}}$ .
24	VR	ı	Voltage adjust terminal. V ₅ level is adjusted by external bleeder resistance connect between V ▷▷ and V ₅ terminal.
161,160	T 1 ,T 2		LCD bias voltage control terminals.   T 1 T 2 Step up cir. Voltage Adj. V/F Cir.  L ※ Available Available Available  H L Not Avail. Available Available  H Not Avail. Not Avail. Available
9 ~ 16	D o ~ D 7	1/0	Tri-state bilateral. Data I/O terminal when 8-bit parallel operation.
5	A0	-	Connect to the Address bus of MPU. The data on the Do to Dr is distinguished Display data or Instruction by this signal.  A0 H L  Dist. Display Data Instruction
165	RES	1	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.
2	cs	1 .	Chip select terminal. Data input/output are available during CS="L" .
7	RD (E)	I	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>



No.	Symbol	1/0	Function									
6	WR (R/W)		<when 80="" interface="" mpu="" type="" with="">    Connect the 80 type MPU WR signal. Active "L".    The data on the data bus input synchronizing the rise edge of this signal.    <when 68="" interface="" mpu="" type="" with="">    Read/write control signal of 68 type MPU input terminal.    \[     \begin{align*}</when></when>									
4	C86	1	Select the MPU interface type.  C86 H L Status 68 Type 80 Type  C86 terminal should be fixed to V DD or V ss.									
3	SI	ı	Serial data input terminal.									
162	SCL	ı	erial data clock signal input terminal. I data input at the rise edge of SCL in successively. It convert to be parallel data at the 8th SCL clock rise edge.									
164	P/S	1	Serial or parallel interface select terminal.									
			P/S Chip Select Data/Command Data Read/Write Serial CLK									
-			"H" CS A0 D •~ D 7 RD . WR									
			*RAM data and status read operation is impossible when select the serial interface.  When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L".  When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D o to D o becomes to the high impedance state.									
163	CLI	1	External clock input terminal.									
1	DREQ	0	Data request signal output terminal.(at the scroll ON) Active"H".									



No.	Symbol	1/0	Function									
31 ~ 46 47 ~	C ° ~ C 15	0	LCD drive output terminals.  Common output terminals : Coto Can Segment output terminals : SEGoto SEG 95 Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.									
142 158	SEG 95		RAM Output Voltage Data FR Normal Reverse									
143	C 31		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
			L H V2 VDD L V3 V6									
			Common Output Terminal     Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.									
			Scan data FR Output Voltage  H V 5 L V DD H V 1									
159	COMI	0	Icon common output terminal.									
133	JOIVII		con common output terminal.									
		: :	Icon Display ON Icon Display OFF State COM 32 V 1 or V 4									



#### Functional Description

#### (1) Description for each blocks

#### (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D  $\tau$  terminal when status read instruction is executed.

If enough cycle time over than toxic indicated in the bus timing characteristics is kept, no need to check the busy flag and it realized high performance for the MPU.

#### (1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

#### (1-3) Column Address Counter

The column address counter is 8-bit presettable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to  $(A0)_{\rm H}$  when the Display Data Read/Write instruction is executed. This counter auto-increments (+1) up to  $(A0)_{\rm H}$  but accessing to the display data RAM over than  $(6F)_{\rm H}$  is forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

#### (1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "4"(D  $_2$  ="H" and D  $_1$  =D  $_0$  ="L") is lcon RAM area, the data only for the D  $_0$  is valid.

#### (1-5) Display Data RAM

Display Data RAM consists of 3,696 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.


When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 112-bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize re-

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.






Correspondence with Display Data RAM and Address (COMI can be in case 1/33 of Duty Set.)

Correspondence with column address and LCD output (When the "On" states, the relation between column address and LCD outputs are shifting)

No Scroll(same as scroll "Off" state)



• 15 bits scroll




Fig. 1



#### (1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A3 of the Output Assignment Register as shown Table 1. The location of Segment Drivers are fixed at any time.

Table 1

Register			Common Outp	ut Terminals	
	PAD No.	46	31	158	143
A3	Pin name	C 15	Co	C 1 6	С 3 1
0		COM15 <	СОМО	COM16	>COM31
1		COM16	£OM31	COM15 <	СОМ0

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 3 2 timing regardless the other Common Driver assignment.

#### (1-7) Reset Circuits

The NJU6583 performs following initialization when the RES input is put on the "L" level.

#### Initialization

- ① Display Off
- ② Normal Display(Non-inverse display)
- 3 Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ₀ ="0")
- 5 Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- ⑦ Clear the serial interface register
- Set the address (00) H to the Column Address Counter
- Set the page "0" to the Page Address Register
- ® Select the D 3 of the Output Assignment register to "0"
- (I) Set the EVR register to (00) H
- 2 Scroll Off
- Set the 8x8bit Mode to the Scroll, Set the speed 4 to the Scroll speed.
- Release the All page to the Scroll page.

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on.  $\overline{RES}$ ="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D  $_0$  through D  $_7$  are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only 8 through 1, 3, 4 mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



#### (1-8) LCD Driving

#### (a) LCD Driving Circuits

NJU6583 incorporate 129 LCD Drivers like as 96 Segment drivers, 32 Common drivers and 1 Icon common driver. Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 8.

#### (b) Line Data Latch Circuits

Line Data Latch stores 112-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Line Data Latch Circuits latches COMn+1 data at COMn timing to performs smooth data shifting. (Fig. 2)

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

#### (c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock. The line address is renewed by synchronizing with display clock and 112 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

#### (d) Line Data Shift Circuits

without shift.

When the scroll "On" state the Line Data Shift Circuits shift maximum 15 bits toward the SEG o which input the line data from Line Data Latch Circuits, then output to Display Data Latch Circuits. In case of scroll "Off" state, the data input to the Line Data Shift Circuits output to the Display Data Latch

#### (e) Display Data Latch Circuits

The Display Data Latch Circuits temporally stores 96 bits display data (which) shift 0 to 15 bits by the Line Data Shift Circuits and output to the segment drivers.



# Output RAM Data to Segment




Fig. 2

(f) Display Timing Generator

Display data latch

- This Generator generates the timing signal for the display system by combination of the master clock and Driving Signal FR. The Frame Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel.
- (g) Common Timing Generation The common timing is generated by display clock.



· Waveform of Display Timing




Fig. 3

#### (h) Fundamental Clock

The Fundamental Clock is input the CLI terminal to external. It is used as display timing signal source and the clock for step up circuits for LCD driving. The fundamental clocks output frequency is divided by 192 which is used as display clock CL.

# (i) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the step up circuit, the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V  $_1$ , V  $_2$ , V  $_3$ , V  $_4$ , and V  $_5$  for the LCD supply from outside, terminals C1  $^+$ , C1  $^-$ , C2  $^+$ , C2  $^-$ , and VR are open. The status of internal power supply can select by T  $_1$  and T  $_2$  terminal. The external power supply can be used together with some of internal power supply function.


				Table 3.		(*:D	on't Care)
T <sub>1</sub>	T 2	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
Н	L	×	0	0	Vour	OPEN	
Н	Н	×	×	0	Vs, Vout	OPEN	OPEN

When  $(T_1, T_2)=(H, L)$ , the terminal for step up circuits of C1  $^+$ ,C1  $^-$  C2  $^+$ ,C2  $^-$  are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V  $_{0\,U\,T}$  terminal from outside. And in case of  $(T_1, T_2)=(H, H)$ , terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.



# O Power Supply applications


(1) External power supply operation.



(2)Internal power supply operation.

(Voltage Booster, Voltage Adj., Buffer(V/F))

Internal power supply ON (instruction) (T1,T2)=(L,L)




(3)External power supply operation with Voltage Adjustment, Buffer(V/F)

Internal power supply ON (Instruction) (T1,T2) = (H,L)

(4)External power supply operation adjusted Voltage to V5.

Internal power supply ON (Instruction) (T1,T2) =(H,H)



★ ⊗ : These switches should be open during the power save mode.

New Japan Radio Co., Ltd.



#### (2) Instruction

The NJU6583 distinguish the signal on the data bus by combination of A0, RD and WR. Normally, the busy check is not required as the NJU6583 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 3 shows the instruction codes of the NJU6583.

Table 3. Instruction Code

			Table	3.	Instru			de					
l			I ———	,	n	Co	de	γ			,		
	Instruction	A0	RD	WR	D 7	Dб	D 5	D 4	D 3	D <sub>2</sub>	D <sub>1</sub>	D٥	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*		ige Idres	s	Set the page of DD RAM to the Page Add. Register
(3)	Column Address Set High Order 4bit	0	1	0	0	0	0	1			order Ado		Set the Higher order 4 bits Column Address to the Reg.
(4)	Column Address Set Lower Order 4bit	0	1	0	0	0	0	0			order 1 Add		Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1		Statu	s		0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0			Wr	ite [	ata				Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad C	ata				Read the Data from the Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9)	Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display 0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0 1	Whole Display Turns On 0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio 0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add. Register when writing but no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(15)	ComOutput / Scroll Set Up	0	1	0	1	1	0	0	А3	М	S1	S0	Set the COM (A3) and Scroll (M,S0,S1)
(16)	Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off 1:Int. Power Supply On
(17)	LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turn on
(18)	EVR Register Set	0	1	0	1	0	0		Se	tting	Data	a	Set the V <sub>5</sub> output level to the EVR register
(19)	Power Save (Dual Command)	0 0	1	0	1	0	1	0 0	1 0	1	1 0	0	Set the Power save Mode
(20)	Scroll Page Set	0	1	0	0	1	*	*	P3	P2	P1	P0	Set the Scroll Page P*=0:Used Scroll P*=1:No Scroll
(21)	Scroll On / Off Set	0	1	0	1	0	1	0	1	0	0	0 1	Scroll ON/OFF 0:OFF 1:ON
(22)	Data Request Reset	0	1	0	0	0	1	0	0	0	0	0	Reset the Data Request Signal

(\*:Don't Care)

- D o



#### (3) Explanation of Instruction Code

#### (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

Α0	RD	R/W WR	Dτ							- D <sub>0</sub>
0	1	0	1	0	1	0	1	1	1 1	D
	D 0	: Display	/ Off		-					

# (b) Page Address Set

1: Display On

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 4 is a loon display data area which available only for the D $_{\,0}$ .

A0	RD	R/W WR	ח	,						D o	
0	1	0		0	1	1	*	A 2	Аı	Αo	(*:Don't Care)
	A 2			<b>A</b> 1		Αο			Page		]
	0			0		0			0		
	0			0		1			1		
	0			1		0		•	2		
	0			1		1			3		
	1			0		0		1	4		]

#### (c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

This counter auto-increment up to (A0)  $_{\rm H}$ , but accessing to the display data RAM over than (6F)  $_{\rm H}$  is forbidden.

After writing 1 page data, page address setting is required due to page address doesn't increase automatically.

R/W

WR

AΩ

RD

Higher Order

7.0	110		_	•				
0	1	0	0	0	0	1	A 7	A 8 A 5 A 4
0	1	0	0	0	0	0	Аз	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>
A 7	А 6	Аs	A 4	Аз	A 2	Αı	Αο	Column Address
0	0 .	0	0	0	0	0	0	00
0	0	0	0	0	0	0	1	01
							j	•
								•
0	1	1	0	1	1	1	1	6F



#### (d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

		R/W								
A0		WR	D 7			<del></del>				D o
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 95-n ←→ Segment Driver n

1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On"

1: Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initialization period by RES signal or reset instruction.

):

1: Initialization Period


#### (e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W		
_A0	RD	WR	D <sub>7</sub> — D <sub>0</sub>	
1	1	0	WRITE DATA	1

# (f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.





#### (g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

A0 RD WR D7 D0				R/W								
0 1 0 1 0 1 0 0 0 D		A0	RD	A A1/								- D o
	Γ	0	1	0	1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

#### (h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

			H/VV								
A0		RD	WR	Dτ							- D o
0	T	1	0	1	0.	1	0	0	1	1	D
	Đ	0:	Normal	RAM d	ata "1"	corres	pond to	"On"			
		1:	Inverse	RAM d	ata "0"	corres	pond to	"On"			

#### (i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W								
A0	RD	WR	Dη							- D 。
0	1	0	1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (r) Power Save).

#### (i) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM  $_{3\,2}$  and output the icon display data stored in D  $_{0}$  of Display Data RAM page 4(refer to the Fig. 1).

A0	RD	WR	Dτ							- D o
0	1	0	1	0	1	0	1	0	1	D
Ĺ	0: 1	/32 Duty								
	1: 1	/33 Duty								




#### (k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

		H/VV									
A0	RD	$\overline{WR}$	Dτ							D٥	
0	1	0	1	1	1	0	0	0	0	0	

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.


#### (I) Sequence of cursor display





#### (m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



#### (n) Reset

This instruction executes the following initialization.

#### Initialization

- ① Set the Address (00) H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- Select the D 3 of the Output Assignment register to "0"
- 4 Set the EVR register to (00) H
- ⑤ Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- ® Release the All page to the Scroll page.

In this time, there are no influence to the Display Data RAM.

ΑO	RD	R/W WR	Dτ							- D o	
0	1	. 0	1	1	1	0	0	0	1	0	

The reset signal input to the  $\overline{\text{RES}}$  terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the  $\overline{\text{RES}}$  terminal is not allowed.

#### (o) COM Output / Scroll Set Up

This instruction set the Common Driver scanning order and Scroll states.

		R/W									
A0	RD	WR	D 7							Do	
0	1	0	1	1	0	0	Аз	М	S1	S0	

A 3: Set the Common Driver scanning order. (Refer to 1-6)

M : Set the Scroll Dot of 1-Characters

0: 8x8 Dot Mode 1:16x16 Dot Mode

S0.S1 : Set the Scroll Speed in 4-step

	Scroll Speed	S1	S0	<cli=400khz,1 32duty=""></cli=400khz,1>
fast	4	0	0	· · · · · · 32.6 dot/sec
1	3	0	1 1	· · · · · · 16.3 dot/sec
j	2	1	0	· · · · · 8.1 dot/sec
slow	1	1	1	· · · · · · 4.1 dot/sec

#### (p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

		R/W								
A0	RD	WR	D 7							- D .
0	1	0	0	0	1	0	0	1	0	D
			·							

D 0: Internal Power Supply Off

1: internal Power Supply On

The internal Power Supply must be Off when external power supply using.



#### (q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1  $\sim$  V4 and output LCD driving waveform through the COM/SEG terminals.

		R/W									
A0	RD	WR	D 7						·	- D o	
0	1	0	1	1	1	0	1	1	0	1	٦


NJU6583 contains operational amplifiers for LCD bias voltage V1  $\sim$  V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1  $\sim$  V4 might be unstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

#### LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- \*1 This instruction is required in both cases of the internal and external power supply.

  Until "LCD driving voltage Set" execution, NJU6583 operating current is higher than usual state and all COM/ SEG terminals output V pp level continuously except LCD driving waveform.
- \*2 The wait time depends on the C  $_3\sim$  C  $_7$ , C  $_{0\,U\,T}$  capasitors((4) (d)Fig.5), V  $_{D\,D}$  and V  $_{L\,C\,D}$  voltage. Therefore a test on actual module should be practiced. Refer to the following graph.





#### (r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the  $V_5$  output voltage, generate one voltage from 32 voltage state. The range of  $V_5$  output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

A0	RD	R/W WR	ת			And a second	- D 0
0	1	0	1	0	0 A 4	A 3 A 2 A 1	Ao
Г	Αį	Аз	A 2	Αı	Αο	Vico	V LCD = V DD - V 5
	0	0	0	0	0	Low	
			:				When EVR doesn't use, set the
		4	:		4	Link	EVR register to (0,0,0,0,0).
Щ	1	]	1	1	1	High	J


#### (s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows;

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- ② Stop the LCD driving. Segment and Common drivers output V DD level.
- 3 Keeping the display data and operating mode as before the power save mode.
- 4 All of LCD driving bias voltage fixed to the V  $_{\mathtt{DD}}$  level.

The power save and its release should be performed according to the following sequences.



- \*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- \*2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- \*3 Until "LCD driving voltage set" execution, NJU6583 operating current is higher than usual state and all COM/SEG terminals output V  $_{DD}$  level continuously except the LCD driving waveform.
- \*4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V OUT terminal should be floated or connected to the lowest voltage level of the system.
- \*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and  $V_{\text{out}}$  terminal should be floated or connected to the lowest voltage of the system.



#### (t) Scroll Page Set

This instruction sets some Scroll Pages at the same time.

In case of 16x16 dots scroll mode, P  $_3$   $\sim$  P  $_0$  data must be set from the following table.

A0	RD	WR	Dτ							- D o	<16	x16	Dot	Scro	II <u>Mo</u> de>	
0	1	0	0	1	*	*	Рз	P <sub>2</sub>	Pι	Pο		Рз	P <sub>2</sub>	Pı	Po	
			0 :	No So	roll			(*:Don'	t Care	)		0	0	1	1	
			1:	Scroll								1	1	0	0	
												1	1	1	1	

#### (u) Scroll On/Off

This instruction sets the horizontal scroll On/Off.

When this instruction execute, the scroll performs under the condition set by both of COM Output, Scroll Set Up and Scroll Page Set instruction. When stop the scroll by this instruction, the scroll is not stopped immediately but after 7 dots (8x8 dots mode) or 15 dots (16x16 dots mode) shift performs completely.

		R/VV								
A0	RD	WR	D 7							- D o
0	1	0	1	0	1	0	1	0	0	D
	D 0:	Scroll	OFF							
	1:	Scroll	ON							

### (v) Data Request Reset

One character shift performs completely during the scroll operation, the DREQ terminal output the Data Request signal to the MPU. After rewrite the display data in the RAM, reset the DREQ terminal by this instructions required.

The timing of Data Request signal set is :


- In case of 16x16 dot mode: timing of COM 14, COM 30
- In case of 8x8 dot mode : timing of COM  $_{5}$  , COM  $_{14}$  , COM  $_{22}$  , COM  $_{30}$



#### (4) Internal Power Supply

### (a) Voltage tripler

Three times negative voltage(V  $_{DD}$  common) of the voltage V  $_{DD}$  -V  $_{SS}$  is output from V  $_{QUT}$  terminal when connecting three capacitor between C1  $^+$  and C1  $^-$ , C2  $^+$  and C2  $^-$ , V  $_{SS}$  and V  $_{QUT}$ . In case of the voltage doubler operation, connect the two capacitor between C2  $^+$  and C2  $^-$ , V  $_{SS}$  and V  $_{QUT}$ , then connect the C1  $^+$  and C2  $^+$  terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V  $_{DD}$  should be less than 3.3V.



Voltage relation in Tripler

#### (b) Voltage Adjust Circuits

The step up voltage of  $V_{\text{out}}$  output from  $V_{\text{5}}$  through the voltage adjust circuits. The output voltage of  $V_{\text{5}}$  is adjusted by changing the Ra and Rb within the range of  $|V_{\text{5}}| < |V_{\text{out}}|$ . The output voltage can calculated by the following formula.




Fig. 4

Where, the V REG is a constant voltage in the NJU6583 like as V REG = 2.6V.

To adjust the output voltage from  $V_5$ . connect the variable resistance among VR,  $V_{DD}$  and  $V_5$  as shown in Fig. 4. When fine tuning for  $V_5$  is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 4.

Design example for R1, R2 and R3 (reference)

- R1+R2+R3=5M Ω (Determined by the current flown between V DD -V 5)
- Variable voltage range by the R2. -4V ~ -6V (V □□ -V ₅→ 7V ~ 9V)
   (Determined by the LCD electrical characteristics)

R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below;

R1=1.444M  $\Omega$ 

R2=0.413M  $\Omega$ 

R3=3.143M  $\Omega$ 

The voltage adjust circuits has a temperature coefficient against the  $V_{REG}$  output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.




(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V s which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 5 bits data into the EVR resistor and determine the one output voltage status out of 32 prefixed voltage status.

When execute the EVR function, set the T  $_1$  and T  $_2$  except the "H, H" and execute the Internal Power Supply On instruction.

[ External parts constants setting example when EVR function using / reference ]



(1) Determine the V  ${\scriptscriptstyle 5}$  voltage range controlled by EVR.

LCD Driving Voltage  $V \circ D - V \circ 6V \sim 9V$ The range of  $V \circ 3V$ 

(2) Determine the Rb.

Rb = [The range of V 
$$_{5}$$
] / I REF (32 status I REF  $\stackrel{:}{=}$  5.4  $\mu$  A constant current )  
Rb = 3V/5.4  $\mu$  A = 556k  $\Omega$  \*Ta=25 °C V DD -V DUT =9V

(3) Adjust the Ra


Ra = 
$$\frac{V_{\text{REG}}}{([\text{LCD Driving Voltage}]-V_{\text{REG}})/\text{Rb}}$$
  
Ra =  $\frac{2.6 \text{ V}}{(6\text{V}-2.6\text{V})/556\text{k }\Omega}$  = 425k  $\Omega$ 


(4) Adjust the Ra

Adjust the Ra to good contrast of LCD display after the (D  $_4$  ,D  $_3$  ,D  $_2$  ,D  $_1$  ,D  $_0$ ) of EVR register set to (1, 0, 0, 0, 0) or (0, 1, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I REF is simple constant current source. When the EVR function does not use, the (D  $_4$  ,D  $_3$  ,D  $_2$  ,D  $_1$  ,D  $_0$ ) of EVR register set to (0, 0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.



\*) V REG, I REF depends on the voltage between V DD and V DUT, the operating temperature. Please refer to the following graphs.









#### (d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V  $_1$ , V  $_2$ , V  $_3$ , V  $_4$  are generated internally to divide the V  $_5$  voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance. As shown in Fig. 5 capacitor are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitor C3, C4, C5, C6, and C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value

VECD - VI	20 - 42 1 34
ltena	Value
C1.C2	4.7~10μF
C3~C7	0.1~0.47μF
R1	1.444ΜΩ
R2	0.413ΜΩ
R3	3.143ΜΩ

Fig. 5

- \*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- \*2 Following connection of V OUT is required when external power supply using.

When  $V_{SS} > V_5 - V_{OUT} = V_5$ 

When  $V_{SS} \leq V_5 - V_{OUT} = V_{SS}$ 



#### (5) MPU Interface

#### (5-1) Interface type selection

NJU6583 can interface by using both of 8 bit bilateral data bus (D 7 to D o) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 4. In case of the serial interface, status and RAM data read out is impossible.

Table 4

P/S	Туре	CS	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7
Н	Parallel	cs	A0	RD	WR	C86	-	-	D 0 ~ D 7
L	Serial	CS	A0	-	-	-	SI ·	SCL	OPEN

#### (5-2) Parallel Interface

The NJU6583 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in Table 5.

Table 5

C86	Туре	cs	A0	RD	WR	D 0 ~ D 7
Н	68 type MPU	cs	A0	Е	R/W	D 0 ~ D 7
L	80 type MPU	cs	A0	RD	WR	D 0 ~ D 7

#### (5-3) Discrimination of Data Bus Signal

The NJU6583 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 6.


Table 6

Common	68 type	80 t	уре	Function
A0	R/W	RD	WR	
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

#### (5-4) Serial Interface (P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to  $\overline{CS}$ ="L" , and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of  $D_7$ ,  $D_6$ , ..... $D_0$  and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6583 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 6. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface





(5-5) Access to the Display Data RAM and Internal Register.


The NJU6583 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6583 is available because of the limitation of access time of NJU6583 locking from MPU is just determined by the cycle time only which ignored the access time of  $t_{ACC}$  and  $t_{DS}$  of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 7.

## Write Operation



#### Read Operation




Fig. 7

(5-6) Chip Select

CS is Chip Select terminals. The Chip Select is executed by the setting of CS="L". Only the select mode, the interface with MPU is available. In the non select period, the D o to D r are high impedance and A0, RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of CS.



#### ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25 °C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Voo	- 0.3 ~ + 7.0 - 0.3 ~ + 3.3 (used Tripler)	٧
Supply Voltage (2)	, <b>V</b> 2	V <sub>DD</sub> -10.8 ~ V <sub>DD</sub> +0.3	٧
Supply Voltage (3)	V1~V4	V <sub>5</sub> ~ V <sub>DD</sub> +0. 3	٧
Input Voltage	VIN	- 0.3 ~ Voo+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	Ĵ
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	သူ

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V ss = 0 V.
- Note 3) The relation : V DD ≥ V 1 ≥ V 2 ≥ V 3 ≥ V 4 ≥ V 5 ; V DD > V SS ≥ V OUT must be maintained.
- Note 4) Decoupling capacitor—should—be connected—between V DD and V SS due to the stabilized operation for the Voltage converter.

#### ■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD} = 5V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75 ^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDIT	IONS	MIN	TYF	)	MAX	UNIT	Note
Operating	Recommend	V			4. 5	5. (	)	5. 5	٧	5
Voltage(1)	Available	V <sub>DD</sub>			2. 4			5. 5	٧	J
	Recommend	V			V <sub>DD</sub> -10			V <sub>DD</sub> -3. 5	·	
Operating	Available	Vs			Voo-10				v	
Voltage(2)	Available	V1, V2	V <sub>LCD</sub> =V <sub>DD</sub> -V <sub>5</sub>		V <sub>⊃o</sub> -0. 6xV	LCD		V <sub>DD</sub>	٧	:
	Available	V3, V4			٧s		Voo	-0. 4xVLcd		
	1	VIHCT	A0, D <sub>0</sub> ∼D <sub>7</sub> ,		0. 7xV <sub>DD</sub>			V <sub>DD</sub>		
Input	<b>!</b>	V <sub>IHC2</sub>	RD, WR, CS,	V <sub>DO</sub> =2. 7V	0. 8xV <sub>DD</sub>			VDD	v	
Voltage	2	V1401	RES, C86, S1, SCL, P/S		Vss			0. 3xV□□	٧	
		VILCE	Terminals	V⊳o=2. 7V	Vss			0. 2xV <sub>DD</sub>		
	1	V <sub>OHC11</sub>	D∘~D, DREQ	Iон=-1mA	0. 8xV <sub>DD</sub>			Voo		
Output	'	V <sub>OHC12</sub>	Terminals	I <sub>он</sub> =-0. 5mA V <sub>оо</sub> =2. 7V	0. 8xV <sub>DD</sub>			VDD	V	
Voltage	2	Volcti	Do~D7, DREQ	lou= 1mA	Vss			0. 2xVob	"	
		V <sub>OLC12</sub>	Terminals	loL= 0.5mA VoD=2.7V	Vss			0. 2xVpp	<u></u>	



#### ■ ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNIT	Note
Input Lea	kage	lui	All Input Ter	minals	-1. 0		1. 0	uA	
	Current	ILO	D₀∼D⁊ Termin	als	-3. 0		3. 0	uA	6
Daiwar Oa	-resistance	R <sub>ON1</sub>	Ta=25°C V	LcD= 10V		2.0	3. 0	kΩ	7
Driver of	resistance	Ronz	VLCD= 8. 0V V	LcD= 8V		3.0	4. 5	V 75	′
Stand-by	Current	looo	During Power	save Mode		0. 05	5. 0	uA	
		I DD 12	Display V <sub>LCD</sub> = 8.0V			30	45		8
Operating	Current	IDD14	VLCD= 6.UV	Voo=2. 7V		21	30	uA	
·		10021	Accessing fcvc=200kHz			220	300		9
		10022	TCYC=ZOUKHZ	Voc=2. 7V		80	120 -		9
Input Ter	minal Capacitance	CIN	<u>Ta=25</u> °C AO, Do CS, RES, C86, SI P/S, T1, T2 Ter	,∼D,, RD, WR, , SCL, minals		10		pF	
Operation		four	V <sub>DD</sub> =5. 0V		-	400		kHz	
-	Input	V <sub>DD1</sub>	V <sub>DD</sub> -V <sub>SS</sub>		2. 4		5. 5		
	Voltage	VDD2	V <sub>DD</sub> -V <sub>SS</sub> . used	Tripler	2. 4		3. 3	٧	10
	Output Volt.	Vout	V <sub>SS</sub> -V <sub>LCD</sub> , used V <sub>DD</sub> =3. 3V	Tripler	-6. 6			٧	
	On -resistance	RTRI	V⊳⊳=3V;C=4.7u used Tripler	F		650	1100	Ω	
Voltage	Adjustment range of LCD Driving Volt	Vout	Tripler Circu	it "OFF"	V <sub>DD</sub> -10		V <sub>DD</sub> -5. 0	٧	11
Tripler	Voltage Follower	Vs	Voltage Adjus Ci	tment rcuit "OFF"	V <sub>DD</sub> -10		V <sub>DD</sub> -5. 0	٧	
	0	lour1	V <sub>DD</sub> =3. 3V, V <sub>LCD</sub>	=8V		52	104	· · · · · · · · · · · · · · · · · · ·	
	Operating	lout2	COM/SEG Term.	Open,		16	32	uA	12
	Current	Гоитз	No Access Display check	. pattern		14	28	<u> </u>	
	Voltage Reg.	VREG	Ta=25°C, V₀₀-V	ουτ=9V	1.3	2. 6	3. 9	٧	13
	Reference Current	REF	Ta=25°C, V₀₀-V	′оυт <b>=9V</b>	4. 3	6.5	7. 9	uA	

- Note 5) NJU6583 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of D o to D 7 terminals.
- Note 7) R ON is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to no access from the MPU and no use internal power supply circuits.


Don't Care



- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I poix.
- Note 10) Supply voltage (V DD ) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.

,	Sta	tus	-	Operating	Condition		External
SYMBOL	T1	Т2	Internal Oscillator	Voltage Tripler	Voltage Adjustment	Voltage Follower	Voltage Supply (Input Terminal)
lout 1	L	*	Validity	Validity	Validity	Validity	Unuse
1 o u T 2	Н	L	Validity	Invalidity	Validity	Validity	Use (Vout)
Гоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use (Vout, V5)

Note 13) Apply to the precision of Voltage on each EVR steps.





#### ■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t <sub>R</sub>	RES Terminal	1. 0			us	14
Reset "L" Level Pulse Width	trw		10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



### **■** BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



 $(V_{DD} = 5.0V \pm 10\%, Ta = -20 \sim 75 ^{\circ}C)$ 

PAI	RAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	A0, CS	t A H 8	10			
Address Set L	Jp Time	Terminals	t A W 8	10			
System Cycle	Time	WR, RD	tcycs	200			
Control	WR,"L"	Terminals	tccl (W)	25			
Pulse Width	RD,"L"	i cittilitais	tccl(R)	80			ns
Fuise vvidui	"H"		tссн	90			
Data Set Up 1	ime		tosa	60			
Data Hold Tim	ne e	D 0 ~ D 7	t D H 8	10			l i
RD Access Ti	me	Terminals	t ACC8		70	CL=100pF	1 1
Output Disable	Time		t <sub>ona</sub>	0	30	CL-100bi	] ]
Rise Time,Fall	Time	CS,WR,RD A0,D $_{0}\sim$ D $_{7}$ Terminals	tr.,tr		15		

(V  $_{DD}$  =2.7V  $\sim$  4.5V, Ta=-20  $\sim$  75  $^{\circ}$ C )


				( • Di	) - <u>2</u> v	7.0 V, 14 E	
PARAMETER			SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		A0, CS	t A H 8	25			
Address Set Up Time		Terminals	t <sub>AW8</sub>	25			
System Cycle Time		MD DD	t cycs	450			
Control	WR,"L"	WR, RD Terminals	tccl (W)	50			
Pulse Width	RD,"L"	i Cillillais	t ccl (R)	200			ns
Puise vvidin	"H"		tссн	220		]	
Data Set Up Time			t D S 8	120			
Data Hold Time		D ₀ ~ D ₁	t D H 8	35			
RD Access Time		Terminals	t Acca		140	CL=100pF	
Output Disable Time			t o н 8	0	35	0L-100pi	
Rise Time,Fall Time		CS,WR,RD A0,D <sub>0</sub> ~ D <sub>7</sub> Terminals	tr,tr		15		

Note 15) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 16) Each timing is specified based on  $0.2xV_{DD}$  and  $0.8xV_{DD}$ .







(V<sub>DD</sub> =5.0V  $\pm$  10%, Ta=-20  $\sim$  75 °C)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT	
Address Hold	Address Hold Time		t <sub>AH6</sub>	10			
Address Set Up Time		A0, CS, R/W Terminals	t A W 6	10			
System Cycle Time		i erminais	t cycs	tcycs 200			l
Enable	Read	E Terminal	4	100			
Pulse Width	Write	E Terminal	t E w	25			ns
Data Set Up Time			t D S 6	60			
Data Hold Time		D 0 ~ D 7	t D H 6	20			
Access Time		Terminals	t A C C 6		70	CL=100pF	
Output Disable Time			t o H 6	0	25	OL-100pi	
Rise Time,Fall Time		A0,CS,R/W E,D ₀ ∼ D ⁊ Terminals	tr,tf		15		

(V  $_{DD}$  =2.7V  $\sim$  4.5V, Ta=-20  $\sim$  75  $^{\circ}$ C )

PARAMETER			SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		AO CS BAN	t <sub>AH6</sub>	25			
Address Set Up Time		A0, CS, R/W Terminals	t A W 6	25			
System Cycle Time			t cyce	450			
Enable	Read	E Terminal		200			
Pulse Width	Write	E Terminal	tew	50			ns
Data Set Up Time			tose	120			
Data Hold Time		D $_{0}\sim$ D $_{7}$	t D H 6	40			
Access Time		Terminals	t A C C 6		140	CL=100pF	
Output Disable Time			tонв	0	45	OL-100pi	
Rise Time,Fall Time		A0,CS,R/W E,D 0 ~ D 7 Terminals	tr.,tr		15		


Note 17) t crce indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.

Note 18) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xV  $_{\text{DD}}$  and 0.8xV  $_{\text{DD}}$  .



# · Read/Write operation sequence (Serial Interface)



 $(V_{DD} = 5.0V \pm 10\%, Ta = -20 \sim 75 ^{\circ}C)$ 

PARAME	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCLTerminal	tsnw	150			
SCL "L" pulse width		tsiw	150			
Address Set Up Time	00 T	tsas	120			
Address Hold Time	A0 Terminal	tsan	200			ns
Data Set Up Time SI Terminal		tsos	120			
Data hold Time	Si Terminai	tson	50			
CS-SCL Time	cs	tess	30			
CS-SCL Time	Terminal	tesn	400			
Rise Time,Fall Time	SCL,A0,CS, SI Terminals	tr,tf		15		

 $(V_{DD} = 2.7V \sim 4.5V, Ta=-20 \sim 75 ^{\circ}C)$ 

PARAME	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SCLTerminal	tsnw	300			
SCL "L" pulse width		tsiw	300			
Address Set Up Time A0 Terminal		tsas	250			
Address Hold Time	Ao rerminai	tsan	400			ns
Data Set Up Time	SI Terminal	tsps	250			
Data hold Time	Si Terminai	tson	100			
CS-SCL Time	cs	tess	60	·	,	
	Terminal	tesn	800			
Rise Time,Fall Time	SCL,A0,CS, SI Terminals	tr,tf		15		

Note 20) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 21) Each timing is specified based on  $0.2xV_{DD}$  and  $0.8xV_{DD}$ .



#### **■ LCD DRIVING WAVEFORM**




Fig. 8





#### **■ APPLICATION CIRCUIT**


#### (1)Microprocessor Interface Examples

The NJU6583 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

 $\ensuremath{\mathbb{X}}$  : C86 terminal must be fixed V  ${\mbox{\tiny DD}}$  or V  ${\mbox{\tiny SS}}$  .







# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.