


NIKO-SEM
**P-Channel Logic Level Enhancement Mode
Field Effect Transistor**
**PV521BA
SOP-8
Halogen-free & Lead-Free**
PRODUCT SUMMARY


$V_{(BR)DSS}$	$R_{DS(on)}$	I_D
-20V	20mΩ	-8.5A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.


 G : GATE
 D : DRAIN
 S : SOURCE

 100% UIS Tested
 100% Rg Tested
ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 8	V
Continuous Drain Current	I_D	-8.5	A
$T_A = 70^\circ\text{C}$	I_D	-6.8	
Pulsed Drain Current ¹	I_{DM}	-40	
Avalanche Current	I_{AS}	-20	
Avalanche Energy	E_{AS}	20	mJ
Power Dissipation ³	P_D	2.5	W
$T_A = 25^\circ\text{C}$	P_D	1.6	
$T_A = 70^\circ\text{C}$			
Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		50	°C / W
Junction-to-Ambient ²	$R_{\theta JA}$		70	
Junction-to-Case	$R_{\theta JC}$		30	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$.

³The Power dissipation is based on $R_{\theta JA}$ t ≤ 10s value.

NIKO-SEM
**P-Channel Logic Level Enhancement Mode
Field Effect Transistor**
**PV521BA
SOP-8
Halogen-free & Lead-Free**
ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-0.3	-0.66	-1	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 8\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$			-10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -2.5\text{A}$		15.7	20	$\text{m}\Omega$
		$V_{\text{GS}} = -2.5\text{V}, I_D = -2\text{A}$		19.4	25	
		$V_{\text{GS}} = -1.8\text{V}, I_D = -1\text{A}$		25.2	35	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -2.5\text{A}$		33		S







DYNAMIC





Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -10\text{V}, f = 1\text{MHz}$		1899		pF
Output Capacitance	C_{oss}			171		
Reverse Transfer Capacitance	C_{rss}			144		
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		10		Ω
Total Gate Charge ²	Q_g	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = -4.5\text{V}, I_D = -2.5\text{A}$		21		nC
Gate-Source Charge ²	Q_{gs}			2		
Gate-Drain Charge ²	Q_{gd}			4.5		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -10\text{V}$ $I_D \geq -2.5\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GEN}} = 6\Omega$		9		nS
Rise Time ²	t_r			35		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			177		
Fall Time ²	t_f			82		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)

Continuous Current	I_S				-2.1	A
Forward Voltage ¹	V_{SD}	$I_F = -2.5\text{A}, V_{\text{GS}} = 0\text{V}$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = -2.5\text{A}, dI/dt=100\text{A}/\mu\text{s}$		13		nS
Reverse Recovery Charge	Q_{rr}			5.8		nC

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PV521BA
SOP-8
Halogen-free & Lead-Free****Output Characteristics****Transfer Characteristics****Gate charge Characteristics****Capacitance Characteristic****On-Resistance VS Gate-To-Source Voltage****On-Resistance VS Drain Current**

NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****PV521BA
SOP-8
Halogen-free & Lead-Free****On-Resistance VS Temperature****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**