DATA SHEET

NEC

MOS INTEGRATED CIRCUIT

μPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)

4-BIT SINGLE-CHIP MICROCONTROLLERS

The μPD750068 is one of the 75XL Series 4-bit single-chip microcontrollers and has a data processing capability comparable to that of an 8-bit microcontroller.

The μPD750068 provides more CPU functions compared to the 75X Series and realizes high-speed operation at the low voltage of 1.8 V, making it ideal for battery-driven applications. This device has on-chip A/D converters, and sophisticated timers capable of operating as a 16-bit timer. The μPD750068(A) has a higher reliability than the μPD750068.

A version with on-chip one-time PROM, μPD75P0076, is also available for the evaluation during system development or for small-scale production.

Detailed function descriptions are provided in the following user's manual. Be sure to read the document before designing.

μPD750068 User's Manual: U10670E

Features

o Low-voltage operation: V_{DD} = 1.8 to 5.5 V
o On-chip memory
  • Program memory (ROM):
    4096 × 8 bits (μPD750064, 750064(A))
    6144 × 8 bits (μPD750066, 750066(A))
    8192 × 8 bits (μPD750068, 750068(A))
  • Data memory (RAM):
    512 × 4 bits

o Variable instruction execution time for high-speed operation and power-saved operation
  • 0.95, 1.91, 3.81, 15.3 μs (@ 4.19-MHz operation)
  • 0.67, 1.33, 2.67, 10.7 μs (@ 6.0-MHz operation)
  • 122 μs (@ 32.768-kHz operation)
o Internal low-voltage A/D converters
  (AV_{REF} = 1.8 to 5.5 V)
  8-bit resolution × 8 channels
o Small packages (shrink SOP, shrink DIP)
o Uses instructions of 75X Series for easy replacement

Applications

o μPD750064, 750066, 750068
  Cordless phones, audio-visual equipment, home appliances, office machines, fitness machines, meters, gas ranges, etc.
o μPD750064(A), 750066(A), 750068(A)
  Electrical equipment for automobiles

The μPD750064, 750066, 750068 and μPD750064(A), 750066(A), 750068(A) differ only in quality grade. In this manual, the μPD750068 is described as typical product unless otherwise specified.

Users of other than the μPD750068 should read the μPD750068 as referring to the pertinent product.

When the description differs among the μPD750064, 750066, and 750068, they also refer to the pertinent (A) products.

μPD750064 → μPD750064(A), μPD750066 → μPD750066(A), μPD750068 → μPD750068(A)

The mark ★ shows major revised points.

Ordering Information

Part Number	Package	Quality Grade
μPD750064CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750064GT-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
μPD750066CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750066GT-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
μPD750068CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750068GT-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
μPD750064CU(A)-×××	42-pin plastic-shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750064GT(A)-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special
μPD750066CU(A)-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750066GT(A)-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special
μPD750068CU(A)-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750068GT(A)-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special

Remark   ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Differences between μPD75006× and μPD75006×(A)

Part Number / Item	μPD750064 μPD750066 μPD750068	μPD750064(A) μPD750066(A) μPD750068(A)
Quality grade	Standard	Special

Functional Outline

Item			Function
Instruction execution time			• 0.95 μs, 1.91 μs, 3.81 μs, 15.3 μs (@ 4.19-MHz operation with main system clock) • 0.67 μs, 1.33 μs, 2.67 μs, 10.7 μs (@ 6.0-MHz operation with main system clock) • 122 μs (@ 32.768-kHz operation with subsystem clock)
On-chip memory	ROM		4096 × 8 bits (μPD750064)
			6144 × 8 bits (μPD750066)
			8192 × 8 bits (μPD750068)
	RAM		512 × 4 bits
General-purpose register			• 4-bit operation: 8 × 4 banks • 8-bit operation: 4 × 4 banks
Input/ output port	CMOS input	12	On-chip pull-up resistors can be specified by software: 7 Also used for analog input pins: 4
	CMOS input/output	12	On-chip pull-up resistors can be specified by software: 12 Also used for analog input pins: 4
	N-ch open-drain input/output pins	8	13 V withstand voltage On-chip pull-up resistors can be specified by mask option
	Total	32	
Timer			4 channels • 8-bit timer/event counter: 2 channels (can be used as the 16-bit timer/event counter) • Basic interval timer/watchdog timer: 1 channel • Watch timer: 1 channel
Serial interface			• 3-wire serial I/O mode ⋯ MSB or LSB can be selected for transferring first bit • 2-wire serial I/O mode
A/D converter			8-bit resolution × 8 channels (1.8 V ≤ AV_{REF} ≤ V_{DD})
Bit sequential buffer			16 bits
Clock output (PCL)			• Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@ 4.19-MHz operation with main system clock) • Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@ 6.0-MHz operation with main system clock)
Buzzer output (BUZ)			• 2 kHz, 4 kHz, 32 kHz (@ 4.19-MHz operation with main system clock or @ 32.768-kHz operation with subsystem clock) • 2.93 kHz, 5.86 kHz, 46.9 kHz (@ 6.0-MHz operation with main system clock)
Vectored interrupt			External: 3, Internal: 4
Test input			External: 1, Internal: 1
System clock oscillator			• Ceramic or crystal oscillator for main system clock oscillation • Crystal oscillator for subsystem clock oscillation
Standby function			STOP/HALT mode
Operating ambient temperature			T_A = −40 to +85˚C
Power supply voltage			V_{DD} = 1.8 to 5.5 V
Package			• 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) • 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)

CONTENTS

1. **PIN CONFIGURATION (Top View)** 6

2. **BLOCK DIAGRAM** 7

3. **PIN FUNCTION** 8
    3.1 **Port Pins** 8
    3.2 **Non-port Pins** 10
    3.3 **Pin Input/Output Circuits** 12
    3.4 **Recommended Connection of Unused Pins** 15

4. **SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE** 16
    4.1 **Differences between Mk I Mode and Mk II Mode** 16
    4.2 **Setting Method of Stack Bank Select Register (SBS)** 17

5. **MEMORY CONFIGURATION** 18

6. **PERIPHERAL HARDWARE FUNCTION** 23
    6.1 **Port** 23
    6.2 **Clock Generator** 23
    6.3 **Subsystem Clock Oscillator Control Function** 25
    6.4 **Clock Output Circuit** 26
    6.5 **Basic Interval Timer/Watchdog Timer** 27
    6.6 **Watch Timer** 28
    6.7 **Timer/Event Counter** 29
    6.8 **Serial Interface** 32
    6.9 **A/D Converter** 33
    6.10 **Bit Sequential Buffer** 34

7. **INTERRUPT FUNCTION AND TEST FUNCTION** 35

8. **STANDBY FUNCTION** 37

9. **RESET FUNCTION** 38

10. **MASK OPTION** 41

11. **INSTRUCTION SET** 42

12. **ELECTRICAL SPECIFICATIONS** 55

13. **CHARACTERISTICS CURVES (REFERENCE VALUES)** 68

14. **PACKAGE DRAWINGS** 70

15. **RECOMMENDED SOLDERING CONDITIONS** 72

1. PIN CONFIGURATION (Top View)

- **42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
  μ**PD750064CU-**×××**,** μ**PD750064CU(A)-**×××
  μ**PD750066CU-**×××**,** μ**PD750066CU(A)-**×××
  μ**PD750068CU-**×××**,** μ**PD750068CU(A)-**×××

- **42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
  μ**PD750064GT-**×××**,** μ**PD750064GT(A)-**×××
  μ**PD750066GT-**×××**,** μ**PD750066GT(A)-**×××
  μ**PD750068GT-**×××**,** μ**PD750068GT(A)-**×××

```
XT1          1      42      Vss
XT2          2      41      P40
RESET        3      40      P41
X1           4      39      P42
X2           5      38      P43
P33          6      37      P50
P32          7      36      P51
P31          8      35      P52
P30          9      34      P53
AVss        10      33      P00/INT4
P63/KR3/AN7 11      32      P01/SCK
P62/KR2/AN6 12      31      P02/SO/SB0
P61/KR1/AN5 13      30      P03/SI/SB1
P60/KR0/AN4 14      29      P10/INT0
P113/AN3    15      28      P11/INT1
P112/AN2    16      27      P12/TI1/INT2
P111/AN1    17      26      P13/TI0
P110/AN0    18      25      P20/PTO0
AVREF       19      24      P21/PTO1
IC          20      23      P22/PCL
VDD         21      22      P23/BUZ
```

IC: Internally Connected (Connect pin directly to VDD).

Pin Identification

AN0 to AN7	: Analog Input 0 to 7	P60 to P63	: Port 6
AVREF	: Analog Reference	P110 to P113	: Port 11
AVss	: Analog Ground	PCL	: Programmable Clock
BUZ	: Buzzer Clock	PTO0, PTO1	: Programmable Timer Output 0, 1
IC	: Internally Connected	RESET	: Reset Input
INT0, INT1, INT4	: External Vectored Interrupt 0, 1, 4	SB0, SB1	: Serial Data Bus 0, 1
INT2	: External Test Input 2	SCK	: Serial Clock
KR0 to KR3	: Key Return 0 to 3	SI	: Serial Input
P00 to P03	: Port 0	SO	: Serial Output
P10 to P13	: Port 1	TI0, TI1	: Timer Input 0, 1
P20 to P23	: Port 2	VDD	: Positive Power Supply
P30 to P33	: Port 3	Vss	: Ground
P40 to P43	: Port 4	X1, X2	: Main System Clock Oscillation 1, 2
P50 to P53	: Port 5	XT1, XT2	: Subsystem Clock Oscillation 1, 2

2. BLOCK DIAGRAM

Note The ROM capacity varies depending on the product.

3. PIN FUNCTION

3.1 Port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit Type[Note 1]
P00	Input	INT4	4-bit input port (PORT0). For P01 to P03, connection of on-chip pull-up resistors can be specified by software in 3-bit units.	No	Input	<B>
P01	Input/Output	$\overline{SCK}$				<F>-A
P02	Input/Output	SO/SB0				<F>-B
P03	Input/Output	SI/SB1				<M>-C
P10	Input	INT0	4-bit input port (PORT1). Connection of on-chip pull-up resistors can be specified by software in 4-bit units. P10/INT0 can select noise elimination circuit.	No	Input	<B>-C
P11		INT1				
P12		TI1/INT2				
P13		TI0				
P20	Input/Output	PTO0	4-bit input/output port (PORT2). Connection of on-chip pull-up resistors can be specified by software in 4-bit units.	No	Input	E-B
P21		PTO1				
P22		PCL				
P23		BUZ				
P30 to P33	Input/Output	–	Programmable 4-bit input/output port (PORT3). This port can be specified for input/output in 1-bit units. Connection of on-chip pull-up resistor can be specified by software in 4-bit units.	No	Input	E-B
P40 to P43[Note 2]	Input/Output	–	N-ch open-drain 4-bit input/output port (PORT4). A pull-up resistor can be contained in 1-bit units (mask option). Withstand voltage is 13 V in open-drain mode.	Yes	High level (when pull-up resistors are provided) or high-impedance	M-D
P50 to P53[Note 2]	Input/Output	–	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be contained in 1-bit units (mask option). Withstand voltage is 13 V in open-drain mode.		High level (when pull-up resistors are provided) or high-impedance	M-D

Notes 1. Circuit types enclosed in brackets indicate the Schmitt trigger input.

2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low-level input leakage current increases when input or bit manipulation instruction is executed.

3.1 Port Pins (2/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit Type[Note]
P60	Input/Output	KR0/AN4	Programmable 4-bit input/output port (PORT6). This port can be specified for input/output in 1-bit units. Connection of on-chip pull-up resistors can be specified by software in 4-bit units.	No	Input	<Y>-D
P61		KR1/AN5				
P62		KR2/AN6				
P63		KR3/AN7				
P110	Input	AN0	4-bit input port (PORT11).	No	Input	Y-A
P111		AN1				
P112		AN2				
P113		AN3				

Note Circuit types enclosed in brackets indicate the Schmitt trigger input.

3.2 Non-port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function		After Reset	I/O Circuit Type**Note**
TI0	Input	P13	Inputs external event pulses to the timer/event counter.		Input	\<B>-C
TI1		P12/INT2				
PTO0	Output	P20	Timer/event counter output		Input	E-B
PTO1		P21				
PCL		P22	Clock output			
BUZ		P23	Optional frequency output (for buzzer output or system clock trimming)			
$\overline{SCK}$	Input/Output	P01	Serial clock input/output		Input	\<F>-A
SO	Output	P02	Serial data output			\<F>-B
SB0	Input/Output		Serial data bus input/output			
SI	Input	P03	Serial data input			\<M>-C
SB1	Input/Output		Serial data bus input/output			
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)			\<B>
INT0	Input	P10	Edge detection vectored interrupt input (detection edge can be selected). INT0/P10 can select noise elimination circuit.	Noise elimination circuit/asynchronous selection	Input	\<B>-C
INT1		P11		Asynchronous		
INT2	Input	P12/TI1	Rising edge detection testable input	Asynchronous	Input	\<B>-C
KR0 to KR3	Input	P60/AN4 to P63/AN7	Falling edge detection testable input		Input	\<Y>-D
AN0 to AN3	Input	P110 to P113	Analog signal input		Input	Y-A
AN4 to AN7		P60/KR0 to P63/KR3				\<Y>-D
AV$_{REF}$	–	–	A/D converter reference voltage		–	Z-N
AV$_{SS}$	–	–	A/D converter reference GND potential		–	Z-N

Note Circuit types enclosed in brackets indicate the Schmitt trigger input.

3.2 Non-port Pins (2/2)

| Pin Name	Input/Output	Alternate Function	Function	After Reset	I/O Circuit Type[Note]
X1	Input	–	Crystal/ceramic connection pin for the main system clock oscillation. When inputting the external clock, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.	–	–
X2	–				
XT1	Input	–	Crystal connection pin for the subsystem clock oscillation. When the external clock is used, input the external clock to pin XT1, and the inverted phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin.	–	–
XT2	–				
$\overline{\text{RESET}}$	Input	–	System reset input (low-level active)	–	<B>
IC	–	–	Internally connected. Connect directly to V_{DD}.	–	–
V_{DD}	–	–	Positive power supply	–	–
V_{SS}	–	–	Ground potential	–	–

Note   Circuit types enclosed in brackets indicate the Schmitt trigger input.

3.3 Pin Input/Output Circuits

The μPD750068 pin input/output circuits are shown schematically.

(1/3)

TYPE A

IN

V_{DD}

P-ch

N-ch

CMOS standard input buffer

TYPE D

data

output disable

V_{DD}

P-ch

OUT

N-ch

Push-pull output that can be placed in output high-impedance (both P-ch and N-ch off).

TYPE B

IN

Schmitt-triggered input with hysteresis characteristics

TYPE E-B

V_{DD}

P.U.R.

P.U.R. enable

P-ch

data

output disable

Type D

IN/OUT

Type A

P.U.R. : Pull-Up Resistor

TYPE B-C

V_{DD}

P.U.R.

P-ch

P.U.R. enable

IN

P.U.R. : Pull-Up Resistor

TYPE F-A

V_{DD}

P.U.R.

P.U.R. enable

P-ch

data

output disable

Type D

IN/OUT

Type B

P.U.R. : Pull-Up Resistor

TYPE F-B

P.U.R. : Pull-Up Resistor

TYPE Y

Reference voltage
(from the voltage tap of
the series resistor string)

TYPE M-C

P.U.R. : Pull-Up Resistor

TYPE Y-A

Input butfer

TYPE M-D

Note This pull-up resistor operates only when an
input instruction is executed without a pull-up
resistor connected using the mask option
(current flows from V$_{DD}$ to the pin when the pin is low).

(3/3)

TYPE Y-D

TYPE Z-N

V_DD

P.U.R.

P.U.R.
enable

P-ch

data

output
disable

Type D

IN/OUT

Type B

Type Y

P.U.R.: Pull-Up Resistor

AV_REF

Reference
voltage

ADEN

N-ch

AV_SS

3.4 Recommended Connection of Unused Pins

Table 3-1. List of Recommended Connection of Unused Pins

Pin	Recommended Connection
P00/INT4	Connect to V_{SS} or V_{DD}.
P01/$\overline{SCK}$	Independently connect to V_{SS} or V_{DD} via a resistor.
P02/SO/SB0	
P03/SI/SB1	Connect to V_{SS}.
P10/INT0, P11/INT1	Connect to V_{SS} or V_{DD}.
P12/TI1/INT2	
P13/TI0	
P20/PTO0	Input state: Independently connect to V_{SS} or V_{DD} via a resistor.
P21/PTO1	
P22/PCL	Output state: Leave open.
P23/BUZ	
P30 to P33	
P40 to P43	Connect to V_{SS} (do not connect a pull-up resistor of mask option).
P50 to P53	
P60/KR0/AN4 to P63/KR3/AN7	Input state: Independently connect to V_{SS} or V_{DD} via a resistor. Output state: Leave open.
P110/AN0 to P113/AN3	Connect directly to V_{SS} or V_{DD}.
XT1**Note**	Connect to V_{SS}.
XT2**Note**	Leave open.
IC	Connect directly to V_{DD}.
AV$_{REF}$	Connect to V_{SS}.
AV$_{SS}$	

★

Note   When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the internal feedback resistor).

4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

4.1 Differences between Mk I Mode and Mk II Mode

The CPU of the μPD750068 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by the bit 3 of the stack bank select register (SBS).

- Mk I mode: Upward compatible with μPD75068. Can be used in the 75XL CPU with a ROM capacity of up to 16 Kbytes.
- Mk II mode: Incompatible with μPD75068. Can be used in all the 75XL CPUs including those products whose ROM capacity is more than 16 Kbytes.

Table 4-1. Differences between Mk I Mode and Mk II Mode

	Mk I Mode	Mk II Mode
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

Caution   The Mk II mode supports a program area exceeding 16 Kbytes for the 75X and 75XL Series. Therefore, this mode is effective for enhancing software compatibility with products exceeding 16 Kbytes.

When the Mk II mode is selected, the number of stack bytes used during execution of subroutine call instructions increases by one byte per stack compared to the Mk I mode. When the CALL !addr and CALLF !faddr instructions are used, the machine cycle becomes longer by one machine cycle. Therefore, use the Mk I mode if the RAM efficiency and processing performance are more important than software compatibility.

### 4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the stack bank select register (SBS). Figure 4-1 shows the format.

The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to 100$\times$B**Note** at the beginning of a program. When using the Mk II mode, it must be initialized to 000$\times$B**Note**.

Note Set the desired value in the $\times$ position.

Figure 4-1. Stack Bank Select Register Format

Address	3	2	1	0	Symbol
F84H	SBS3	SBS2	SBS1	SBS0	SBS

Stack area specification

0	0	Memory bank 0
0	1	Memory bank 1
Other than above setting prohibited		

0	0 must be set in the bit 2 position.

Mode switching specification

0	Mk II mode
1	Mk I mode

Caution **Since SBS. 3 is set to "1" after a $\overline{\text{RESET}}$ signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS. 3 to "0" to select the Mk II mode.**

5. MEMORY CONFIGURATION

● **Program memory (ROM) .... 4096 × 8 bits (μPD750064)**
.... 6144 × 8 bits (μPD750066)
.... 8192 × 8 bits (μPD750068)

- Addresses 0000H and 0001H
  Vector table wherein the program start address and the values set for the RBE and MBE at the time a $\overline{\text{RESET}}$ signal is generated are written. Reset start is possible from any address.
- Addresses 0002H to 000DH
  Vector table wherein the program start address and the values set for the RBE and MBE by each vectored interrupt are written. Interrupt processing can start from any address.
- Addresses 0020H to 007FH
  Table area referenced by the GETI instruction[Note].

  Note The GETI instruction realizes a 1-byte instruction on behalf of any 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the number of program steps.

● **Data memory (RAM)**

- Data area   .... 512 words × 4 bits (000H to 1FFH)
- Peripheral hardware area .... 128 words × 4 bits (F80H to FFFH)

Figure 5-1. Program Memory Map (μPD750064)

Note   Can be used only in the Mk II mode.

Remark   In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-2. Program Memory Map (μPD750066)

Note   Can be used only in the Mk II mode.

Remark   In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-3. Program Memory Map (μPD750068)

Address	7	6	5			0
0 0 0 0 H	MBE	RBE	0	Internal reset start address		(high-order 5 bits)
				Internal reset start address		(low-order 8 bits)
0 0 0 2 H	MBE	RBE	0	INTBT/INT4	start address	(high-order 5 bits)
				INTBT/INT4	start address	(low-order 8 bits)
0 0 0 4 H	MBE	RBE	0	INT0	start address	(high-order 5 bits)
				INT0	start address	(low-order 8 bits)
0 0 0 6 H	MBE	RBE	0	INT1	start address	(high-order 5 bits)
				INT1	start address	(low-order 8 bits)
0 0 0 8 H	MBE	RBE	0	INTCSI	start address	(high-order 5 bits)
				INTCSI	start address	(low-order 8 bits)
0 0 0 A H	MBE	RBE	0	INTT0	start address	(high-order 5 bits)
				INTT0	start address	(low-order 8 bits)
0 0 0 C H	MBE	RBE	0	INTT1	start address	(high-order 5 bits)
				INTT1	start address	(low-order 8 bits)
0 0 2 0 H				GETI instruction reference table		
0 0 7 F H						
0 0 8 0 H						
0 7 F F H						
0 8 0 0 H						
0 F F F H						
1 0 0 0 H						
1 F F F H						

CALLF ! faddr instruction entry address

Branch address of BR BCXA, BR BCDE, BR ! addr, BRA ! addr1**Note** or CALLA ! addr1**Note** instruction

CALL ! addr instruction subroutine entry address

BR $ addr instruction relative branch address
$\left(\begin{array}{l}-15 \text{ to } -1, \\ +2 \text{ to } +16\end{array}\right)$

BRCB ! caddr instruction branch address

Branch destination address and subroutine entry address when GETI instruction is executed

BRCB ! caddr instruction branch address

Note Can be used only in the Mk II mode.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-4. Data Memory Map

	Data memory	Memory bank

```
                                        Data memory              Memory bank

                         0 0 0 H  ┌────────────────────┐  ┐
General-purpose                   │                    │  │
register area                     │      (32 × 4)      │  │
                         0 1 F H  │                    │  │
                         0 2 0 H  ├ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─┤  │
                                  │                    │  │
                                  │      256 × 4       │  │      0
                                  │                    │  │
                                  │     (224 × 4)      │  │
                                  │                    │  │
Stack area^Note                   │                    │  │
                         0 F F H  │                    │  ┘
Data area                1 0 0 H  ├────────────────────┤  ┐
static RAM                        │                    │  │
(512 × 4)                         │                    │  │
                                  │                    │  │
                                  │      256 × 4       │  │      1
                                  │                    │  │
                         1 F F H  └────────────────────┘  ┘
                                  :                    :
                                        Not incorporated
                                  :                    :
                         F 8 0 H  ┌────────────────────┐  ┐
Peripheral hardware area          │      128 × 4       │  │      15
                         F F F H  └────────────────────┘  ┘
```

Note   Memory bank 0 or 1 can be selected as the stack area.

6. PERIPHERAL HARDWARE FUNCTION

6.1 Port

The following three types of I/O ports are available.

- CMOS input (PORT0, 1, 11)   : 12
- CMOS input/output (PORT2, 3, 6)   : 12
- N-ch open-drain input/output (PORT4, 5) : 8

  Total   32

Table 6-1. Types and Features of Digital Ports

Port Name	Function	Operation and Features		Remarks
PORT0	4-bit input	When the serial interface function is used, the alternate-function pins function as output ports depending on the operation mode.		Also used for the INT4, $\overline{SCK}$, SO/SB0, SI/SB1 pins.
PORT1		4-bit input only port.		Also used for the INT0 to INT2/TI1, TI0 pins.
PORT2	4-bit input/output	Can be set to input mode or output mode in 4-bit units.		Also used for the PTO0, PTO1, PCL, BUZ pins.
PORT3		Can be set to input mode or output mode in 1-bit units.		–
PORT4	4-bit input/output (N-ch open drain, 13 V withstand voltage)	Can be set to input mode or output mode in 4-bit units. On-chip pull-up resistor can be specified in 1-bit units by mask option.	Ports 4 and 5 are paired and data can be input/output in 8-bit units.	
PORT5				
PORT6	4-bit input/output	Can be set to input mode or output mode in 1-bit units.		Also used for the KR0 to KR3, AN4 to AN7 pins.
PORT11	4-bit input	4-bit input only port.		Also used for the AN0 to AN3 pins.

6.2 Clock Generator

The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1 shows the configuration of the clock generator.

Operation of the clock generator is determined by the processor clock control register (PCC) and system clock control register (SCC).

Two types of system clocks are available; main system clock and subsystem clock.

The instruction execution time can be changed.

- 0.95 μs, 1.91 μs, 3.81 μs, 15.3 μs (@ 4.19-MHz operation with main system clock)
- 0.67 μs, 1.33 μs, 2.67 μs, 10.7 μs (@ 6.0-MHz operation with main system clock)
- 122 μs (@ 32.768-kHz operation with subsystem clock)

Figure 6-1. Clock Generator Block Diagram

Note Instruction execution

Remarks 1. f_X = Main system clock frequency

     2. f_{XT} = Subsystem clock frequency

     3. Φ = CPU clock

     4. PCC: Processor Clock Control Register

     5. SCC: System Clock Control Register

     6. One clock cycle (t_{CY}) of the CPU clock is equal to one machine cycle of the instruction.

6.3 Subsystem Clock Oscillator Control Function

The subsystem clock oscillator of the μPD750068 has the following two control functions to decrease the supply current.

- Selects by software whether an internal feedback resistor is to be used or not**Note**.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high ($V_{DD} \geq 2.7$ V).

★   **Note**   When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the internal feedback resistor) by software, connect XT1 to V_{SS}, and open XT2. This makes it possible to reduce the current consumption in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (Refer to Figure 6-2.)

Figure 6-2. Subsystem Clock Oscillator

6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PCL pin to the remote control wave output applications and peripheral LSIs.

• Clock output (PCL) : Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@ 4.19-MHz operation)

: Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@ 6.0-MHz operation)

Figure 6-3. Clock Output Circuit Block Diagram

Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

(a) Interval timer operation to generate a reference time interrupt

(b) Watchdog timer operation to detect a runaway of program and reset the CPU

(c) Selects and counts the wait time when the standby mode is released

(d) Reads the contents of counting

Figure 6-4. Basic Interval Timer/Watchdog Timer Block Diagram

Note Instruction execution

6.6 Watch Timer

The µPD750068 has one channel of watch timer. The watch timer has the following functions.

(a) Sets the test flag (IRQW) with 0.5 sec interval. The standby mode can be released by the IRQW.
(b) 0.5 sec interval can be created by both the main system clock (4.194304 MHz) and subsystem clock (32.768 kHz).
(c) Convenient for program debugging and checking as interval becomes 128 times longer (3.91 ms) with the fast feed mode.
(d) Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the P23/BUZ pin, usable for buzzer and trimming of system clock frequencies.
(e) Clears the frequency divider to make the clock start with zero seconds.
(f) Uses the clock of 0.5 sec as the clock source of the timer/event counter to continue the standby mode until the longest time 9 hours (by using timer 0, 1) to be in the lowest consumption mode.

Figure 6-5. Watch Timer Block Diagram

Remark The values enclosed in parentheses are applied when f_X = 4.194304 MHz and f_{XT} = 32.768 kHz.

6.7 Timer/Event Counter

The μPD750068 has two channels of timer/event counters. Its configuration is shown in Figures 6-6 and 6-7.
The timer/event counter has the following functions.

(a) Programmable interval timer operation
(b) Square wave output of any frequency to the PTOn pin (n = 0, 1)
(c) Event counter operation
(d) Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
(e) Supplies the shift clock to the serial interface circuit.
(f) Reads the count value.

The timer/event counter operates in the following two modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter

Channel Mode	Channel 0	Channel 1
8-bit timer/event counter mode	Yes	Yes
16-bit timer/event counter mode	Yes	

Figure 6-6. Timer/Event Counter Block Diagram (Channel 0)

Figure 6-7. Timer/Event Counter Block Diagram (Channel 1)

6.8 Serial Interface

The serial interface has the following three modes.

- • Operation stop mode
- • 3-wire serial I/O mode
- • 2-wire serial I/O mode

The 3-wire serial I/O mode enables connections to be made with the 75X Series, 78K Series, and many other types of I/O devices. The 2-wire serial I/O mode enables communication with two or more devices.

Figure 6-8. Serial Interface Block Diagram

6.9 A/D Converter

The μPD750068 incorporates the 8-bit resolution A/D converter which has eight channels analog input pins (AN0 to AN7).

This A/D converter is a successive approximation type.

Figure 6-9. A/D Converter Block Diagram

6.10 Bit Sequential Buffer .... 16 Bits

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.

Figure 6-10. Bit Sequential Buffer Format

Address	FC3H	FC2H	FC1H	FC0H
Bit	3 2 1 0	3 2 1 0	3 2 1 0	3 2 1 0
Symbol	BSB3	BSB2	BSB1	BSB0

L register: L = FH, L = CH, L = BH, L = 8H, L = 7H, L = 4H, L = 3H, L = 0H

DECS L →
INCS L ←

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the L register.
2. In the pmem.@L addressing, the BSB can be manipulated regardless of MBE/MBS specification.

7. INTERRUPT FUNCTION AND TEST FUNCTION

The μPD750068 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge detection testable inputs.

The interrupt control circuit of the μPD750068 has the following functions.

(1) Interrupt function
- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IE×××) and interrupt master enable flag (IME).
- Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQ×××). An interrupt generated can be checked by software.
- Release the standby mode. A release interrupt can be selected by the interrupt enable flag.

(2) Test function
- Test request flag (IRQ×××) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable flag.

Figure 7-1. Interrupt Control Circuit Block Diagram

Note Noise elimination circuit (Standby release is disabled when noise elimination circuit is selected.)

8. STANDBY FUNCTION

In order to save power dissipation while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the μPD750068.

Table 8-1. Operation Status in Standby Mode

Item \ Mode		STOP Mode	HALT Mode
Set instruction		STOP instruction	HALT instruction
System clock when set		Settable only when the main system clock is used.	Settable both by the main system clock and subsystem clock.
Operation status	Clock generator	The main system clock stops oscillation.	Only the CPU clock Φ halts (oscillation continues).
	Basic interval timer/ watchdog timer	Operation stops.	Operable only when the main system clock is oscillated (The IRQBT is set in the reference time interval).
	Serial interface	Operable only when an external $\overline{SCK}$ input is selected as the serial clock.	Operable only when an external $\overline{SCK}$ input is selected as the serial clock or when the main system clock is oscillated.
	Timer/event counter	Operable only when a signal input to the TI0 and TI1 pins or a watch timer which selected f_{XT} is specified as the count clock.	Operable only when a signal input to the TI0 and TI1 pins or a watch timer which selected f_{XT} is specified as the count clock or when the main system clock is oscillated.
	Watch timer	Operable when f_{XT} is selected as the count clock.	Operable.
	A/D converter	Operation stops.	Operable only when the main system clock is oscillated.
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated[Note].	
	CPU	Operation stops.	
★ Release signal		• Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag. • Test request signal sent from the test source enabled by the test enable flag • $\overline{RESET}$ signal generation	

Note   Can operate only when the noise elimination circuit is not used (IM02 = 1) by bit 2 of the edge detection mode register (IM0).

9. RESET FUNCTION

There are two reset inputs: external reset signal ($\overline{\text{RESET}}$) and reset signal sent from the basic interval timer/watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the configuration of the above two inputs.

Figure 9-1. Configuration of Reset Function

When the $\overline{\text{RESET}}$ signal is generated, each hardware is initialized as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by $\overline{\text{RESET}}$ Signal Generation

Note   The following two times can be selected by the mask option.
2^{17}/f$_X$ (21.8 ms: @6.0-MHz operation, 31.3 ms: @4.19-MHz operation)
2^{15}/f$_X$ (5.46 ms: @6.0-MHz operation, 7.81 ms: @4.19-MHz operation)

Table 9-1. Status of Each Hardware After Reset (1/2)

Hardware			RESET Signal Generation in Standby Mode	RESET Signal Generation in Operation
Program counter (PC)		μPD750064	Sets the low-order 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the low-order 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.
		μPD750066, 750068	Sets the low-order 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the low-order 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.
PSW	Carry flag (CY)		Held	Undefined
	Skip flag (SK0 to SK2)		0	0
	Interrupt status flag (IST0, IST1)		0	0
	Bank enable flag (MBE, RBE)		Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack pointer (SP)			Undefined	Undefined
Stack bank select register (SBS)			1000B	1000B
Data memory (RAM)			Held	Undefined
General-purpose register (X, A, H, L, D, E, B, C)			Held	Undefined
Bank select register (MBS, RBS)			0, 0	0, 0
Basic interval timer/watchdog timer	Counter (BT)		Undefined	Undefined
	Mode register (BTM)		0	0
	Watchdog timer enable flag (WDTM)		0	0
Timer/event counter (T0)	Counter (T0)		0	0
	Modulo register (TMOD0)		FFH	FFH
	Mode register (TM0)		0	0
	TOE0, TOUT F/F		0, 0	0, 0
Timer/event counter (T1)	Counter (T1)		0	0
	Modulo register (TMOD1)		FFH	FFH
	Mode register (TM1)		0	0
	TOE1, TOUT F/F		0, 0	0, 0
Watch timer	Mode register (WM)		0	0

Table 9-1. Status of Each Hardware After Reset (2/2)

Hardware		RESET Signal Generation in Standby Mode	RESET Signal Generation in Operation
Serial interface	Shift register (SIO)	Held	Undefined
	Operation mode register (CSIM)	0	0
	SBI control register (SBIC)	0	0
Clock generator, clock output circuit	Processor clock control register (PCC)	0	0
	System clock control register (SCC)	0	0
	Clock output mode register (CLOM)	0	0
Sub-oscillator control register (SOS)		0	0
A/D converter	Mode register (ADM)	04H	04H
	SA register (SA)	7FH	7FH
Interrupt function	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)
	Interrupt enable flag (IE×××)	0	0
	Interrupt priority selection register (IPS)	0	0
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital port	Output buffer	Off	Off
	Output latch	Cleared (0)	Cleared (0)
	I/O mode registers (PMGA, PMGB)	0	0
	Pull-up resistor setting register (POGA)	0	0
Bit sequential buffer (BSB0 to BSB3)		Held	Undefined

10. MASK OPTION

The μPD750068 has the following mask options.

- Mask option of P40 to P43 and P50 to P53
  Can select whether to incorporate the pull-up resistor.
    (1) The pull-up resistor is incorporated in 1-bit units.
    (2) The pull-up resistor is not incorporated.

- Mask option of standby function
  Can select the wait time with the $\overline{\text{RESET}}$ signal.
    (1) $2^{17}/f_X$ (21.8 ms at f_X = 6.0 MHz, 31.3 ms at f_X = 4.19 MHz)
    (2) $2^{15}/f_X$ (5.46 ms at f_X = 6.0 MHz, 7.81 ms at f_X = 4.19 MHz)

- Mask option of subsystem clock
  Can select whether to enable the internal feedback resistor.
    (1) The internal feedback resistor is enabled (switch internal feedback resistor ON/OFF by software).
    (2) The internal feedback resistor is disabled (disconnect internal feedback resistor by hardware).

11. INSTRUCTION SET

(1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to "**RA75X Assembler**
★ **Package User's Manual——Language (U12385E)**". If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are described as they are.

For immediate data, appropriate numbers or labels are described.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, see µ**PD750068 User's Manual (U10670E)**.

Expression Format	Description Method
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL–, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label**Note** 2-bit immediate data or label
fmem pmem	FB0H to FBFH, FF0H to FFFH immediate data or label FC0H to FFFH immediate data or label
addr, addr1 (Mk II mode only) caddr faddr	0000H to 0FFFH immediate data or label (µPD750064) 0000H to 17FFH immediate data or label (µPD750066) 0000H to 1FFFH immediate data or label (µPD750068) 12-bit immediate data or label 11-bit immediate data or label
taddr	20H to 7FH immediate data (where bit0 = 0) or label
PORTn IE××× RBn MBn	PORT0 to PORT6, PORT11 IEBT, IET0, IET1, IE0 to IE2, IE4, IECSI, IEW RB0 to RB3 MB0, MB1, MB15

Note   mem can be only used for even address in 8-bit data processing.

(2) Legend in explanation of operation

A	: A register; 4-bit accumulator
B	: B register
C	: C register
D	: D register
E	: E register
H	: H register
L	: L register
X	: X register
XA	: XA register pair; 8-bit accumulator
BC	: BC register pair
DE	: DE register pair
HL	: HL register pair
XA'	: XA' expanded register pair
BC'	: BC' expanded register pair
DE'	: DE' expanded register pair
HL'	: HL' expanded register pair
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORTn	: Port n (n = 0 to 6, 11)
IME	: Interrupt master enable flag
IPS	: Interrupt priority selection register
IE××	: Interrupt enable flag
RBS	: Register bank selection register
MBS	: Memory bank selection register
PCC	: Processor clock control register
.	: Separation between address and bit
(××)	: The contents addressed by ××
××H	: Hexadecimal data

(3) Explanation of symbols under addressing area column

*1	MB = MBE•MBS (MBS = 0, 1, 15)	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H to 07FH) 　　　　　　 MB = 15 (F80H to FFFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	Data memory addressing
*4	MB = 15, fmem = FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem = FC0H to FFFH	
*6	addr = 0000H to 0FFFH (μPD750064) 　　　　 0000H to 17FFH (μPD750066) 　　　　 0000H to 1FFFH (μPD750068)	
*7	addr, addr1 = (Current PC) − 15 to (Current PC) − 1 　　　　　　　　 (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 0000H to 0FFFH (μPD750064) 　　　　　 0000H to 0FFFH (PC$_{12}$ = 0: μPD750066, 750068) 　　　　　 1000H to 17FFH (PC$_{12}$ = 1: μPD750066) 　　　　　 1000H to 1FFFH (PC$_{12}$ = 1: μPD750068)	Program memory addressing
*9	faddr = 0000H to 07FFH	
*10	taddr = 0020H to 007FH	
*11	Mk II mode only addr1 = 0000H to 0FFFH (μPD750064) 　　　　　 0000H to 17FFH (μPD750066) 　　　　　 0000H to 1FFFH (μPD750068)	

Remarks 1. MB indicates memory bank that can be accessed.
　　　　2. In *2, MB = 0 independently of how MBE and MBS are set.
　　　　3. In *4 and *5, MB = 15 independently of how MBE and MBS are set.
　　　　4. *6 to *11 indicate the areas that can be addressed.

(4) Explanation of number of machine cycles column
　　　S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made:　S = 0
- When the skipped instruction is a 1- or 2-byte instruction:　S = 1
- When the skipped instruction is a 3-byte instruction[Note]:　S = 2

　　　Note 3-byte instruction:　BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

　　　Caution The GETI instruction is skipped in one machine cycle.

　　　One machine cycle is equal to one cycle (= tcy) of CPU clock Φ; time can be selected from among four types by setting PCC.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Transfer	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	A ← (HL)	*1	
		A, @HL+	1	2+S	A ← (HL), then L ← L+1	*1	L = 0
		A, @HL−	1	2+S	A ← (HL), then L ← L−1	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	XA ← (HL)	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp'	2	2	XA ← rp'		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	A ↔ (HL)	*1	
		A, @HL+	1	2+S	A ↔ (HL), then L ← L+1	*1	L = 0
		A, @HL−	1	2+S	A ↔ (HL), then L ← L−1	*1	L = FH
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	XA ↔ (HL)	*1	
		A, mem	2	2	A ↔ (mem)	*3	
		XA, mem	2	2	XA ↔ (mem)	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp'	2	2	XA ↔ rp'		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Table reference	MOVT	XA, @PCDE	1	3	μ**PD750064** $XA \leftarrow (PC_{11-8}+DE)_{ROM}$ μ**PD750066, 750068** $XA \leftarrow (PC_{12-8}+DE)_{ROM}$		
		XA, @PCXA	1	3	μ**PD750064** $XA \leftarrow (PC_{11-8}+XA)_{ROM}$ μ**PD750066, 750068** $XA \leftarrow (PC_{12-8}+XA)_{ROM}$		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM}$**Note**	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}$**Note**	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow (H+mem_{3-0}.bit)$	*1	
		fmem.bit, CY	2	2	$(fmem.bit) \leftarrow CY$	*4	
		pmem.@L, CY	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	$(H+mem_{3-0}.bit) \leftarrow CY$	*1	
Operation	ADDS	A, #n4	1	1+S	$A \leftarrow A+n4$		carry
		XA, #n8	2	2+S	$XA \leftarrow XA+n8$		carry
		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*1	carry
		XA, rp'	2	2+S	$XA \leftarrow XA+rp'$		carry
		rp'1, XA	2	2+S	$rp'1 \leftarrow rp'1+XA$		carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A+(HL)+CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA+rp'+CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1+XA+CY$		
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*1	borrow
		XA, rp'	2	2+S	$XA \leftarrow XA-rp'$		borrow
		rp'1, XA	2	2+S	$rp'1 \leftarrow rp'1-XA$		borrow
	SUBC	A, @HL	1	1	$A, CY \leftarrow A-(HL)-CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA-rp'-CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1-XA-CY$		

Note Set "0" to register B if the μPD750064 is used. Only low-order one bit of register B will be valid if the μPD750066, 750068 is used.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Operation	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \wedge XA$		
	OR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \vee rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \vee XA$		
	XOR	A, #n4	2	2	$A \leftarrow A \veebar n4$		
		A, @HL	1	1	$A \leftarrow A \veebar (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \veebar rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \veebar XA$		
Accumulator manipulation	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment and Decrement	INCS	reg	1	1+S	$reg \leftarrow reg+1$		reg = 0
		rp1	1	1+S	$rp1 \leftarrow rp1+1$		rp1 = 00H
		@HL	2	2+S	$(HL) \leftarrow (HL)+1$	*1	(HL) = 0
		mem	2	2+S	$(mem) \leftarrow (mem)+1$	*3	(mem) = 0
	DECS	reg	1	1+S	$reg \leftarrow reg-1$		reg = FH
		rp'	2	2+S	$rp' \leftarrow rp'-1$		rp' = FFH
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA = rp'
Carry flag manipulation	SET1	CY	1	1	$CY \leftarrow 1$		
	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Memory bit manipulation	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	$(H+mem_{3-0}.bit) \leftarrow 1$	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	$(H+mem_{3-0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit)=1	*3	(mem.bit)=1
		fmem.bit	2	2+S	Skip if (fmem.bit)=1	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$=1	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if $(H+mem_{3-0}.bit)$=1	*1	(@H+mem.bit)=1
	SKF	mem.bit	2	2+S	Skip if (mem.bit)=0	*3	(mem.bit)=0
		fmem.bit	2	2+S	Skip if (fmem.bit)=0	*4	(fmem.bit)=0
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$=0	*5	(pmem.@L)=0
		@H+mem.bit	2	2+S	Skip if $(H+mem_{3-0}.bit)$=0	*1	(@H+mem.bit)=0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit)=1 and clear	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$=1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if $(H+mem_{3-0}.bit)$=1 and clear	*1	(@H+mem.bit)=1
	AND1	CY, fmem.bit	2	2	CY ← CY ∧ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \wedge (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \wedge (H+mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	CY ← CY ∨ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \vee (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \vee (H+mem_{3-0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ∀ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \veebar (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \veebar (H+mem_{3-0}.bit)$	*1	

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR**Note**	addr	–	–	μ**PD750064** $PC_{11-0} \leftarrow$ addr ⌈ Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used. ⌉ μ**PD750066, 750068** $PC_{12-0} \leftarrow$ addr ⌈ Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used. ⌉	*6	
		addr1	–	–	μ**PD750064** $PC_{11-0} \leftarrow$ addr1 ⌈ Select appropriate instruction from among BR !addr, BRA !addr1, BRCB !caddr and BR \$addr1 according to the assembler being used. ⌉ μ**PD750066, 750068** $PC_{12-0} \leftarrow$ addr1 ⌈ Select appropriate instruction from among BR !addr, BRA !addr1, BRCB !caddr and BR \$addr1 according to the assembler being used. ⌉	*11	
		! addr	3	3	μ**PD750064** $PC_{11-0} \leftarrow$ addr μ**PD750066, 750068** $PC_{12-0} \leftarrow$ addr	*6	
		\$addr	1	2	μ**PD750064** $PC_{11-0} \leftarrow$ addr μ**PD750066, 750068** $PC_{12-0} \leftarrow$ addr	*7	
		\$addr1	1	2	μ**PD750064** $PC_{11-0} \leftarrow$ addr1 μ**PD750066, 750068** $PC_{12-0} \leftarrow$ addr1		

Note The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR	PCDE	2	3	μ**PD750064** $PC_{11-0} \leftarrow PC_{11-8}+DE$ μ**PD750066, 750068** $PC_{12-0} \leftarrow PC_{12-8}+DE$		
		PCXA	2	3	μ**PD750064** $PC_{11-0} \leftarrow PC_{11-8}+XA$ μ**PD750066, 750068** $PC_{12-0} \leftarrow PC_{12-8}+XA$		
		BCDE	2	3	μ**PD750064** $PC_{11-0} \leftarrow BCDE$[Note 1] μ**PD750066, 750068** $PC_{12-0} \leftarrow BCDE$[Note 2]	*6	
		BCXA	2	3	μ**PD750064** $PC_{11-0} \leftarrow BCXA$[Note 1] μ**PD750066, 750068** $PC_{12-0} \leftarrow BCXA$[Note 2]	*6	
	BRA[Note 3]		3	3	μ**PD750064** $PC_{11-0} \leftarrow addr1$ μ**PD750066, 750068** $PC_{12-0} \leftarrow addr1$	*11	
	BRCB	!caddr	2	2	μ**PD750064** $PC_{11-0} \leftarrow caddr_{11-0}$ μ**PD750066, 750068** $PC_{12-0} \leftarrow PC_{12}+caddr_{11-0}$	*8	
Subroutine stack control	CALLA[Note 3]	!addr1	3	3	μ**PD750064** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, 0$ $PC_{11-0} \leftarrow addr1, SP \leftarrow SP-6$ μ**PD750066, 750068** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, PC_{12}$ $PC_{12-0} \leftarrow addr1, SP \leftarrow SP-6$	*11	

Notes 1. "0" must be set to B register.

2. Only low-order one bit is valid in B register.

3. The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	CALL[Note]	!addr	3	3	μ**PD750064** $(SP-3) \leftarrow MBE, RBE, 0, 0$ $(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $PC_{11-0} \leftarrow addr, SP \leftarrow SP-4$	*6	
					μ**PD750066, 750068** $(SP-3) \leftarrow MBE, RBE, 0, PC_{12}$ $(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $PC_{12-0} \leftarrow addr, SP \leftarrow SP-4$		
				4	μ**PD750064** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, 0$ $PC_{11-0} \leftarrow addr, SP \leftarrow SP-6$		
					μ**PD750066, 750068** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, PC_{12}$ $PC_{12-0} \leftarrow addr, SP \leftarrow SP-6$		
	CALLF[Note]	!faddr	2	2	μ**PD750064** $(SP-3) \leftarrow MBE, RBE, 0, 0$ $(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $PC_{11-0} \leftarrow 0+faddr, SP \leftarrow SP-4$	*9	
					μ**PD750066, 750068** $(SP-3) \leftarrow MBE, RBE, 0, PC_{12}$ $(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $PC_{12-0} \leftarrow 00+faddr, SP \leftarrow SP-4$		
				3	μ**PD750064** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, 0$ $PC_{11-0} \leftarrow 0+faddr, SP \leftarrow SP-6$		
					μ**PD750066, 750068** $(SP-2) \leftarrow \times, \times, MBE, RBE$ $(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, PC_{12}$ $PC_{12-0} \leftarrow 00+faddr, SP \leftarrow SP-6$		

Note   The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RET[Note]		1	3	μ**PD750064** $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $MBE, RBE, 0, 0 \leftarrow (SP+1), SP \leftarrow SP+4$		
					μ**PD750066, 750068** $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $MBE, RBE, 0, PC_{12} \leftarrow (SP+1), SP \leftarrow SP+4$		
					μ**PD750064** $\times, \times, MBE, RBE \leftarrow (SP+4)$ $0, 0, 0, 0, \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2), SP \leftarrow SP+6$		
					μ**PD750066, 750068** $\times, \times, MBE, RBE \leftarrow (SP+4)$ $MBE, 0, 0, PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2), SP \leftarrow SP+6$		
	RETS[Note]		1	3+S	μ**PD750064** $MBE, RBE, 0, 0 \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $SP \leftarrow SP+4$ then skip unconditionally		Unconditional
					μ**PD750066, 750068** $MBE, RBE, 0, PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $SP \leftarrow SP+4$ then skip unconditionally		
					μ**PD750064** $0, 0, 0, 0 \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $\times, \times, MBE, RBE \leftarrow (SP+4)$ $SP \leftarrow SP+6$ then skip unconditionally		
					μ**PD750066, 750068** $0, 0, 0, PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP) (SP+3) (SP+2)$ $\times, \times, MBE, RBE \leftarrow (SP+4)$ $SP \leftarrow SP+4$ then skip unconditionally		

Note The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RETI[Note 1]		1	3	μ**PD750064** MBE, RBE, 0, 0 $\leftarrow$ (SP+1) PC$_{11-0}$ $\leftarrow$ (SP) (SP+3) (SP+2) PSW $\leftarrow$ (SP+4) (SP+5), SP $\leftarrow$ SP+6 μ**PD750066, 750068** MBE, RBE, 0, PC$_{12}$ $\leftarrow$ (SP+1) PC$_{11-0}$ $\leftarrow$ (SP) (SP+3) (SP+2) PSW $\leftarrow$ (SP+4) (SP+5), SP $\leftarrow$ SP+6 μ**PD750064** 0, 0, 0, 0 $\leftarrow$ (SP+1) PC$_{11-0}$ $\leftarrow$ (SP) (SP+3) (SP+2) PSW $\leftarrow$ (SP+4) (SP+5), SP $\leftarrow$ SP+6 μ**PD750066, 750068** 0, 0, 0, PC$_{12}$ $\leftarrow$ (SP+1) PC$_{11-0}$ $\leftarrow$ (SP) (SP+3) (SP+2) PSW $\leftarrow$ (SP+4) (SP+5), SP $\leftarrow$ SP+6		
	PUSH	rp	1	1	(SP–1)(SP–2) $\leftarrow$ rp, SP $\leftarrow$ SP–2		
		BS	2	2	(SP–1) $\leftarrow$ MBS, (SP–2) $\leftarrow$ RBS, SP $\leftarrow$ SP–2		
	POP	rp	1	1	rp $\leftarrow$ (SP+1) (SP), SP $\leftarrow$ SP+2		
		BS	2	2	MBS $\leftarrow$ (SP+1), RBS $\leftarrow$ (SP), SP $\leftarrow$ SP+2		
Interrupt control	EI		2	2	IME (IPS.3) $\leftarrow$ 1		
		IE$\times\times\times$	2	2	IE$\times\times\times$ $\leftarrow$ 1		
	DI		2	2	IME (IPS.3) $\leftarrow$ 0		
		IE$\times\times\times$	2	2	IE$\times\times\times$ $\leftarrow$ 0		
Input/output	IN[Note 2]	A, PORTn	2	2	A $\leftarrow$ PORTn (n = 0-6, 11)		
		XA, PORTn	2	2	XA $\leftarrow$ PORTn+1, PORTn (n = 4)		
	OUT[Note 2]	PORTn, A	2	2	PORTn $\leftarrow$ A (n = 2-6)		
		PORTn, XA	2	2	PORTn+1, PORTn $\leftarrow$ XA (n = 4)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 $\leftarrow$ 1)		
	STOP		2	2	Set STOP Mode (PCC.3 $\leftarrow$ 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS $\leftarrow$ n (n = 0-3)		
		MBn	2	2	MBS $\leftarrow$ n (n = 0, 1, 15)		

Notes 1. The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1, and MBS must be set to 15.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Special	GETI[Notes 1, 2]	taddr	1	3	μ**PD750064** • When TBR instruction $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1)$	*10	
					• When TCALL instruction $(SP-4)\,(SP-1)\,(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, 0, 0$ $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1)$ $SP \leftarrow SP-4$		
					• When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
					μ**PD750066, 750068** • When TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr+1)$		
					• When TCALL instruction $(SP-4)\,(SP-1)\,(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, 0, PC_{12}$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr+1)$ $SP \leftarrow SP-4$		
					• When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	μ**PD750064** • When TBR instruction $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1)$	*10	
				4	• When TCALL instruction $(SP-6)\,(SP-3)\,(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, 0$ $(SP-2) \leftarrow \times, \times, MBE, RBE$ $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr+1)$ $SP \leftarrow SP-6$		
				3	• When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	μ**PD750066, 750068** • When TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr+1)$		
				4	• When TCALL instruction $(SP-6)\,(SP-3)\,(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, 0, 0, PC_{12}$ $(SP-2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr+1)$ $SP \leftarrow SP-6$		
				3	• When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

Notes 1. The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.

    2. The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

12. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T$_A$ = 25˚C)

Parameter	Symbol	Conditions		Ratings	Unit
Supply voltage	V$_{DD}$			−0.3 to +7.0	V
Input voltage	V$_{I1}$	Other than ports 4, 5		−0.3 to V$_{DD}$ + 0.3	V
	V$_{I2}$	Ports 4, 5	Pull-up resistor provided	−0.3 to V$_{DD}$ + 0.3	V
			N-ch open drain	−0.3 to +14	V
Output voltage	V$_O$			−0.3 to V$_{DD}$ + 0.3	V
Output current, high	I$_{OH}$	Per pin		−10	mA
		Total of all pins		−30	mA
Output current, low	I$_{OL}$	Per pin		30	mA
		Total of all pins		220	mA
Operating ambient temperature	T$_A$			−40 to +85	˚C
Storage temperature	T$_{stg}$			−65 to +150	˚C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Capacitance (T$_A$ = 25˚C, V$_{DD}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C$_{IN}$	f = 1 MHz			15	pF
Output capacitance	C$_{OUT}$	Unmeasured pins returned to 0 V			15	pF
I/O capacitance	C$_{IO}$				15	pF

Main System Clock Oscillator Characteristics (T$_A$ = −40 to +85˚C, V$_{DD}$ = 1.8 to 5.5 V)

Resonator	Recommended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f$_X$)[Note 1]		1.0		6.0[Note 2]	MHz
		Oscillation stabilization time[Note 3]	After V$_{DD}$ reaches oscillation voltage range MIN. value			4	ms
Crystal resonator		Oscillation frequency (f$_X$)[Note 1]		1.0		6.0[Note 2]	MHz
		Oscillation stabilization time[Note 3]	V$_{DD}$ = 4.5 to 5.5 V			10	ms
						30	
External clock		X1 input frequency (f$_X$)[Note 1]		1.0		6.0[Note 2]	MHz
		X1 input high-/ low-level width (t$_{XH}$, t$_{XL}$)		83.3		500	ns

Notes 1. The oscillation frequency and X1 input frequency shown above indicate only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

    2. If the oscillation frequency is 4.19 MHz < f$_X$ ≤ 6.0 MHz at 1.8 V ≤ V$_{DD}$ < 2.7 V, do not select the processor clock control register (PCC) = 0011. If PCC = 0011, one machine cycle time is less than 0.95 μs, falling short of the rated value of 0.95 μs.

    3. The oscillation stabilization time is the time required to stabilize oscillation after V$_{DD}$ has been applied or STOP mode has been released.

Caution **When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.**

- **Keep the wiring length as short as possible.**
- **Do not cross the wiring with the other signal lines.**
- **Do not route the wiring near a signal line through which a high fluctuating current flows.**
- **Always make the ground point of the oscillator capacitor the same potential as V$_{SS}$.**
- **Do not ground the capacitor to a ground pattern through which a high current flows.**
- **Do not fetch signals from the oscillator.**

Subsystem Clock Oscillator Characteristics (T$_A$ = –40 to +85˚C, V$_{DD}$ = 1.8 to 5.5 V)

Resonator	Recommended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f$_{XT}$)[Note 1]		32	32.768	35	kHz
		Oscillation stabilization time[Note 2]	V$_{DD}$ = 4.5 to 5.5 V		1.0	2	s
						10	
External clock		XT1 input frequency (f$_{XT}$)[Note 1]		32		100	kHz
		XT1 input high-/ low-level width (t$_{XTH}$, t$_{XTL}$)		5		15	μs

Notes 1.   The oscillation frequency and XT1 input frequency shown above indicate only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2.   The oscillation stabilization time is the time required to stabilize oscillation after V$_{DD}$ has been applied.

Caution   When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- **Keep the wiring length as short as possible.**
- **Do not cross the wiring with the other signal lines.**
- **Do not route the wiring near a signal line through which a high fluctuating current flows.**
- **Always make the ground point of the oscillator capacitor the same potential as V$_{SS}$.**
- **Do not ground the capacitor to a ground pattern through which a high current flows.**
- **Do not fetch signals from the oscillator.**

The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Recommended Oscillator Constant

Ceramic resonator (T$_A$ = –40 to +85˚C)

Manufacturer	Part Number	Frequency (MHz)	Oscillator Constant (pF)		Oscillation Voltage Range (V$_{DD}$)		Remarks
			C1	C2	MIN.	MAX.	
Murata Mfg. Co., Ltd.	CSB1000J**Note**	1.0	100	100	2.0	5.5	Rd = 1 kΩ
	CSA2.00MG040	2.0	100	100	2.3		–
	CST2.00MG040		–	–			Capacitor-contained model
	CSA4.19MG	4.19	30	30	1.9		–
	CST4.19MGW		–	–			Capacitor-contained model
	CSA4.19MGU		30	30	1.8		–
	CST4.19MGWU		–	–			Capacitor-contained model
	CSA6.00MG	6.0	30	30	3.0		–
	CST6.00MGW		–	–			Capacitor-contained model
	CSA6.00MGU		30	30	2.4		–
	CST6.00MGWU		–	–			Capacitor-contained model
Kyocera Corp.	KBR-1000F/Y	1.0	100	100	1.8	5.5	–
	KBR-2.0MS	2.0	68	68	1.95		
	KBR-4.19MSA	4.19	33	33	1.8		
	KBR-6.0MSA	6.0	33	33			
TDK	CCR1000K2	1.0	100	100	1.8	5.5	–
	CCR2.0MC33	2.0	–	–	2.0		Capacitor-contained model
	CCR4.19MC3	4.19					
	FCR4.19MC5				2.2		
	CCR6.0MC3	6.0			2.0		
	FCR6.0MC5				2.2		

Note When using the CSB1000J (1.0 MHz) by Murata Mfg. Co., Ltd. as a ceramic resonator, a limiting resistor (Rd = 1 kΩ) is necessary (refer to the figure below). The limiting resistor is not necessary when using the other recommended resonators.

Caution The oscillator constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee precision of the oscillation frequency. If the application circuit requires precision of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

DC Characteristics (T$_A$ = −40 to +85˚C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output current, low	I$_{OL}$	Per pin					15	mA
		Total of all pins					150	mA
Input voltage, high	V$_{IH1}$	Ports 2, 3, 11		2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0.7V$_{DD}$		V$_{DD}$	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0.9V$_{DD}$		V$_{DD}$	V
	V$_{IH2}$	Ports 0, 1, 6, $\overline{RESET}$		2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0.8V$_{DD}$		V$_{DD}$	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0.9V$_{DD}$		V$_{DD}$	V
	V$_{IH3}$	Ports 4, 5	Pull-up resistor provided	2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0.7V$_{DD}$		V$_{DD}$	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0.9V$_{DD}$		V$_{DD}$	V
			N-ch open drain	2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0.7V$_{DD}$		13	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0.9V$_{DD}$		13	V
	V$_{IH4}$	X1, XT1			V$_{DD}$−0.1		V$_{DD}$	V
Input voltage, low	V$_{IL1}$	Ports 2, 3, 4, 5, 11		2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0		0.3V$_{DD}$	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0		0.1V$_{DD}$	V
	V$_{IL2}$	Ports 0, 1, 6, $\overline{RESET}$		2.7 V ≤ V$_{DD}$ ≤ 5.5 V	0		0.2V$_{DD}$	V
				1.8 V ≤ V$_{DD}$ < 2.7 V	0		0.1V$_{DD}$	V
	V$_{IL3}$	X1, XT1			0		0.1	V
Output voltage, high	V$_{OH}$	$\overline{SCK}$, SO, ports 2, 3, 6 I$_{OH}$ = −1.0 mA			V$_{DD}$−0.5			V
Output voltage, low	V$_{OL1}$	$\overline{SCK}$, SO, ports 2, 3, 4, 5, 6	I$_{OL}$ = 15 mA V$_{DD}$ = 4.5 to 5.5 V			0.2	2.0	V
			I$_{OL}$ = 1.6 mA				0.4	V
	V$_{OL2}$	SB0, SB1	N-ch open drain Pull-up resistor ≥ 1 kΩ				0.2V$_{DD}$	V
Input leakage current, high	I$_{LIH1}$	V$_{IN}$ = V$_{DD}$	Pins other than X1, XT1				3	μA
	I$_{LIH2}$		X1, XT1				20	μA
	I$_{LIH3}$	V$_{IN}$ = 13 V	Ports 4, 5 (N-ch open drain)				20	μA
Input leakage current, low	I$_{LIL1}$	V$_{IN}$ = 0 V	Pins other than ports 4, 5, X1, XT1				−3	μA
	I$_{LIL2}$		X1, XT1				−20	μA
	I$_{LIL3}$		Ports 4, 5 (N-ch open drain) When input instruction is not executed				−3	μA
			Ports 4, 5 (N-ch open drain) When input instruction is executed				−30	μA
				V$_{DD}$ = 5.0 V		−10	−27	μA
				V$_{DD}$ = 3.0 V		−3	−8	μA
Output leakage current, high	I$_{LOH1}$	V$_{OUT}$ = V$_{DD}$	$\overline{SCK}$, SO/SB0, SB1, ports 2, 3, 6, ports 4, 5 (Pull-up resistor provided)				3	μA
	I$_{LOH2}$	V$_{OUT}$ = 13 V	Ports 4, 5 (N-ch open drain)				20	μA
Output leakage current, low	I$_{LOL}$	V$_{OUT}$ = 0 V					−3	μA
Internal pull-up resistor	R$_{L1}$	V$_{IN}$ = 0 V	Ports 0, 1, 2, 3, 6 (except pin P00)		50	100	200	kΩ
	R$_{L2}$		Ports 4, 5 (Mask option)		15	30	60	kΩ

DC Characteristics (T$_A$ = −40 to +85°C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current[1]	I$_{DD1}$	6.0-MHz[2] crystal oscillation C1 = C2 = 22 pF	V$_{DD}$ = 5.0 V ±10%[3]			2.2	6.6	mA
			V$_{DD}$ = 3.0 V ±10%[4]			0.48	1.5	mA
	I$_{DD2}$		HALT mode	V$_{DD}$ = 5.0 V ±10%		0.86	2.6	mA
				V$_{DD}$ = 3.0 V ±10%		0.43	1.3	mA
	I$_{DD1}$	4.19-MHz[2] crystal oscillation C1 = C2 = 22 pF	V$_{DD}$ = 5.0 V ±10%[3]			1.7	4.5	mA
			V$_{DD}$ = 3.0 V ±10%[4]			0.4	1.2	mA
	I$_{DD2}$		HALT mode	V$_{DD}$ = 5.0 V ±10%		0.7	2	mA
				V$_{DD}$ = 3.0 V ±10%		0.39	1.2	mA
	I$_{DD3}$	32.768-kHz[5] crystal oscillation	Low-voltage mode[6]	V$_{DD}$ = 3.0 V ±10%		11	33	μA
				V$_{DD}$ = 2.0 V ±10%		5.5	17	μA
				V$_{DD}$ = 3.0 V, T$_A$ = 25°C		11	22	μA
			Low current dissipation mode[7]	V$_{DD}$ = 3.0 V ±10%		9.2	27	μA
				V$_{DD}$ = 3.0 V, T$_A$ = 25°C		9.2	18	μA
	I$_{DD4}$		HALT mode	Low-voltage mode[6] V$_{DD}$ = 3.0 V ±10%		6.4	20	μA
				V$_{DD}$ = 2.0 V ±10%		2.5	8	μA
				V$_{DD}$ = 3.0 V, T$_A$ = 25°C		6.4	12.8	μA
				Low current dissipation mode[7] V$_{DD}$ = 3.0 V ±10%		4.6	13.8	μA
				V$_{DD}$ = 3.0 V, T$_A$ = 25°C		4.6	9.2	μA
	I$_{DD5}$	XT1 = 0 V[8] STOP mode	V$_{DD}$ = 5.0 V ±10%			0.05	10	μA
			V$_{DD}$ = 3.0 V ±10%			0.02	5	μA
				T$_A$ = 25°C		0.02	3	μA

Notes 1. The current flowing to the internal pull-up resistor is not included.

2. Including the case when the subsystem clock oscillates.

3. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.

4. When the device operates in low-speed mode with PCC set to 0000.

5. When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.

6. When the sub-oscillation circuit control register (SOS) is set to 0000.

7. When SOS is set to 0010.

8. When SOS is set to 00×1, and the sub-oscillation circuit feedback resistor is not used (×: don't care).

AC Characteristics (T$_A$ = –40 to +85˚C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU clock cycle time[Note 1] (minimum instruction execution time = 1 machine cycle)	t$_{CY}$	Operates with main system clock	V$_{DD}$ = 2.7 to 5.5 V	0.67		64	μs
				0.95		64	μs
		Operates with subsystem clock		114	122	125	μs
TI0, TI1 input frequency	f$_{TI}$	V$_{DD}$ = 2.7 to 5.5 V		0		1.0	MHz
				0		275	kHz
TI0, TI1 input high-/low-level width	t$_{TIH}$, t$_{TIL}$	V$_{DD}$ = 2.7 to 5.5 V		0.48			μs
				1.8			μs
Interrupt input high-/low-level width	t$_{INTH}$, t$_{INTL}$	INT0	IM02 = 0	**Note 2**			μs
			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0 to 3		10			μs
$\overline{\text{RESET}}$ low-level width	t$_{RSL}$			10			μs

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC).
The figure on the right shows the supply voltage V$_{DD}$ vs. cycle time t$_{CY}$ characteristics when the device operates with the main system clock.

2. 2t$_{CY}$ or 128/f$_X$ depending on the setting of the interrupt mode register (IM0).

t$_{CY}$ vs V$_{DD}$
(with main system clock)

Serial transfer operation

2-wire and 3-wire serial I/O modes ($\overline{\text{SCK}}$ ··· internal clock output): (T_A = −40 to +85˚C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY1}	V_{DD} = 2.7 to 5.5 V		1300			ns
				3800			ns
$\overline{\text{SCK}}$ high-/low-level width	t_{KL1},	V_{DD} = 2.7 to 5.5 V		$t_{KCY1}/2$−50			ns
	t_{KH1}			$t_{KCY1}/2$−150			ns
SI[Note 1] setup time (to $\overline{\text{SCK}}$ ↑)	t_{SIK1}	V_{DD} = 2.7 to 5.5 V		150			ns
				500			ns
SI[Note 1] hold time (from $\overline{\text{SCK}}$ ↑)	t_{KSI1}	V_{DD} = 2.7 to 5.5 V		400			ns
				600			ns
$\overline{\text{SCK}}$ ↓ → SO[Note 1] output delay time	t_{KSO1}	R_L = 1 kΩ, [Note 2] C_L = 100 pF	V_{DD} = 2.7 to 5.5 V	0		250	ns
				0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. R_L and C_L are the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes ($\overline{\text{SCK}}$ ··· external clock input): (T_A = −40 to +85˚C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY2}	V_{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
$\overline{\text{SCK}}$ high-/low-level width	t_{KL2},	V_{DD} = 2.7 to 5.5 V		400			ns
	t_{KH2}			1600			ns
SI[Note 1] setup time (to $\overline{\text{SCK}}$ ↑)	t_{SIK2}	V_{DD} = 2.7 to 5.5 V		100			ns
				150			ns
SI[Note 1] hold time (from $\overline{\text{SCK}}$ ↑)	t_{KSI2}	V_{DD} = 2.7 to 5.5 V		400			ns
				600			ns
$\overline{\text{SCK}}$ ↓ → SO[Note 1] output delay time	t_{KSO2}	R_L = 1 kΩ, [Note 2] C_L = 100 pF	V_{DD} = 2.7 to 5.5 V	0		300	ns
				0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. R_L and C_L are the load resistance and load capacitance of the SO output line.

A/D Converter Characteristics (T$_A$ = −40 to +85°C, V$_{DD}$ = 1.8 to 5.5 V, 1.8 V $\leq$ AV$_{REF}$ $\leq$ V$_{DD}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Absolute accuracy[Note 1]		V$_{DD}$ = AV$_{REF}$	2.7 V $\leq$ V$_{DD}$			1.5	LSB
			1.8 V $\leq$ V$_{DD}$ < 2.7 V			3	LSB
		V$_{DD}$ $\neq$ AV$_{REF}$				3	LSB
Conversion time	t$_{CONV}$	**Note 2**				168/f$_X$	μs
Sampling time	t$_{SAMP}$	**Note 3**				44/f$_X$	μs
Analog input voltage	V$_{IAN}$			AV$_{SS}$		AV$_{REF}$	V
Analog input impedance	R$_{AN}$				1000		MΩ
AV$_{REF}$ current	I$_{REF}$				0.25	2.0	mA

Notes 1. Absolute accuracy excluding quantization error ($\pm$1/2LSB)

   2. Time until end of conversion (EOC = 1) after execution of conversion start instruction (40.1 μs: f$_X$ = 4.19 MHz).

   3. Time until end of sampling after execution of conversion start instruction (10.5 μs: f$_X$ = 4.19 MHz).

AC timing test points (excluding X1 and XT1 inputs)

V_{IH} (MIN.) V_{IH} (MIN.)
V_{IL} (MAX.) V_{IL} (MAX.)

V_{OH} (MIN.) V_{OH} (MIN.)
V_{OL} (MAX.) V_{OL} (MAX.)

Clock timing

$1/f_X$

t_{XL} t_{XH}

X1 input

$V_{DD} - 0.1$ V
0.1 V

$1/f_{XT}$

t_{XTL} t_{XTH}

XT1 input

$V_{DD} - 0.1$ V
0.1 V

TI0, TI1 timing

$1/f_{TI}$

t_{TIL} t_{TIH}

TI0, TI1

Serial transfer timing

3-wire serial I/O mode

2-wire serial I/O mode

Interrupt input timing

t_{INTL} t_{INTH}

INT0, 1, 2, 4
KR0 to 3

RESET input timing

t_{RSL}

$\overline{RESET}$

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T$_A$ = −40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	t$_{SREL}$		0			μs
Oscillation stabilization wait time$^{Note 1}$	t$_{WAIT}$	Released by $\overline{RESET}$		**Note 2**		ms
		Released by interrupt request		**Note 3**		ms

Notes 1. The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.
   2. Either $2^{17}/f_X$ or $2^{15}/f_X$ can be selected by mask option.
   3. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

BTM3	BTM2	BTM1	BTM0	Wait Time	
				f$_X$ = 4.19 MHz	f$_X$ = 6.0 MHz
–	0	0	0	$2^{20}/f_X$ (approx. 250 ms)	$2^{20}/f_X$ (approx. 175 ms)
–	0	1	1	$2^{17}/f_X$ (approx. 31.3 ms)	$2^{17}/f_X$ (approx. 21.8 ms)
–	1	0	1	$2^{15}/f_X$ (approx. 7.81 ms)	$2^{15}/f_X$ (approx. 5.46 ms)
–	1	1	1	$2^{13}/f_X$ (approx. 1.95 ms)	$2^{13}/f_X$ (approx. 1.37 ms)

Data retention timing (STOP mode release by $\overline{RESET}$)

Data retention timing (standby release signal: STOP mode release by interrupt signal)

13. CHARACTERISTICS CURVES (REFERENCE VALUES)

I$_{DD}$ vs V$_{DD}$ (main system clock: 6.0-MHz crystal resonator)

(T_A = 25°C)

PCC = 0011
PCC = 0010
PCC = 0001
PCC = 0000
Main system clock
HALT mode + 32-kHz oscillation

Subsystem clock operation mode (SOS.1 = 0)

Subsystem clock HALT mode (SOS.1 = 0) and main system clock STOP mode + 32-kHz oscillation (SOS.1 = 0)

Subsystem clock HALT mode (SOS.1 = 1) and main system clock STOP mode + 32-kHz oscillation (SOS.1 = 1)

Supply Current I$_{DD}$ (mA)

Supply Voltage V$_{DD}$ (V)

X1   X2   XT1   XT2
Crystal resonator 6.0 MHz
Crystal resonator 32.768 kHz
330 kΩ
22 pF   22 pF   33 pF   33 pF

I$_{DD}$ vs V$_{DD}$ (main system clock: 4.19-MHz crystal resonator)

(T$_A$ = 25˚C)

PCC = 0011

PCC = 0010

PCC = 0001

PCC = 0000

Main system clock
HALT mode + 32-kHz oscillation

Subsystem clock operation
mode (SOS.1 = 0)

Subsystem clock HALT mode
(SOS.1 = 0) and main system
clock STOP mode + 32-kHz
oscillation (SOS.1 = 0)

Subsystem clock HALT mode
(SOS.1 = 1) and main system
clock STOP mode + 32-kHz
oscillation (SOS.1 = 1)

Supply Current I$_{DD}$ (mA)

Supply Voltage V$_{DD}$ (V)

X1   X2 XT1   XT2

Crystal resonator 4.19 MHz

Crystal resonator 32.768 kHz

330 kΩ

22 pF   22 pF   33 pF   33 pF

14. PACKAGE DRAWINGS

42 PIN PLASTIC SHRINK DIP (600 mil)

NOTES

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	39.13 MAX.	1.541 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P42C-70-600A-1

42 PIN PLASTIC SHRINK SOP (375 mil)

detail of lead end

S42GT-80-375B-1

NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.16 MAX.	0.715 MAX.
B	1.13 MAX.	0.044 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.35^{+0.10}_{-0.05}$	$0.014^{+0.004}_{-0.003}$
E	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.5±0.2	$0.098^{+0.009}_{-0.008}$
H	10.3±0.3	$0.406^{+0.012}_{-0.013}$
I	7.15±0.2	$0.281^{+0.009}_{-0.008}$
J	1.6±0.2	0.063±0.008
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
M	0.10	0.004
N	0.10	0.004

15. RECOMMENDED SOLDERING CONDITIONS

The μPD750068 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions

μ**PD750064GT-**×××   **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
μ**PD750066GT-**×××   **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
μ**PD750068GT-**×××   **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
μ**PD750064GT(A)-**××× **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
μ**PD750066GT(A)-**××× **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**
μ**PD750068GT(A)-**××× **: 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235˚C, Time: 30 sec. Max. (at 210˚C or higher), Count: two times or less	IR35-00-2
VPS	Package peak temperature: 215˚C, Time: 40 sec. Max. (at 200˚C or higher), Count: two times or less	VP15-00-2
Wave soldering	Solder bath temperature: 260˚C Max., Time: 10 sec. Max., Count: once Preheating temperature: 120˚C Max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300˚C Max., Time: 3 sec. Max. (per pin row)	—

Caution   Do not use different soldering methods together (except for partial heating).

Table 15-2. Through Hole Type Soldering Conditions

μ**PD750064CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
μ**PD750066CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
μ**PD750068CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
μ**PD750064CU(A)-**××× **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
μ**PD750066CU(A)-**××× **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
μ**PD750068CU(A)-**××× **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**

Soldering Method	Soldering Conditions
Wave soldering (pin only)	Solder bath temperature: 260˚C Max., Time: 10 sec. Max.
Partial heating	Pin temperature: 300˚C Max., Time: 3 sec. Max. (per pin)

Caution   In wave soldering, apply solder only to the pins. Care must be taken that jet solder does not come in contact with the main body of the package.

APPENDIX A. μPD75068, 750068 AND 75P0076 FUNCTIONAL LIST

Item		μPD75068	μPD750068	μPD75P0076
Program memory		Mask ROM 0000H to 1F7FH (8064 × 8 bits)	Mask ROM 0000H to 1FFFH (8192 × 8 bits)	One-time PROM 0000H to 3FFFH (16384 × 8 bits)
Data memory		000H to 1FFH (512 × 4 bits)		
CPU		75X Standard CPU	75XL CPU	
General-purpose register		4 bits × 8 or 8 bits × 4	(4 bits × 8 or 8 bits × 4) × 4 banks	
Instruction execution time	When main system clock is selected	0.95, 1.91, 15.3 μs (@4.19-MHz operation)	• 0.67, 1.33, 2.67, 10.7 μs (@6.0-MHz operation) • 0.95, 1.91, 3.81, 15.3 μs (@4.19-MHz operation)	
	When subsystem clock is selected	122 μs (@32.768-kHz operation)		
I/O port	CMOS input	12 (on-chip pull-up resistor specified by software: 7)		
	CMOS input/output	12 (on-chip pull-up resistor specified by software)		
	N-ch open-drain input/output	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 10 V	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 13 V	8 (no mask option) Withstand voltage is 13 V
	Total	32		
Timer		3 channels • 8-bit timer/event counter • 8-bit basic interval timer • Watch timer	4 channels • 8-bit timer/event counter 0 (watch timer output added) • 8-bit timer/event counter 1 (can be used as a 16-bit timer/event counter) • 8-bit basic interval timer/watchdog timer • Watch timer	
A/D converter		• 8-bit resolution × 8 channels (successive approximation) • Can operate at the voltage from V_{DD} = 2.7 V	• 8-bit resolution × 8 channels (successive approximation) • Can operate at the voltage from V_{DD} = 1.8 V	

Item	μPD75068	μPD750068	μPD75P0076
Clock output (PCL)	Φ, 524, 262, 65.5 kHz (@4.19-MHz operation with main system clock)	• Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@4.19-MHz operation with main system clock) • Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@6.0-MHz operation with main system clock)	
Buzzer output (BUZ)	2, 4, 32 kHz (@4.19-MHz operation with main system clock or @32.768-kHz operation with subsystem clock)	• 2, 4, 32 kHz (@4.19-MHz operation with main system clock or @32.768-kHz operation with subsystem clock) • 2.93, 5.86, 46.9 kHz (@6.0-MHz operation with main system clock)	
Serial interface	3 modes are available • 3-wire serial I/O mode ⋯ MSB/LSB can be selected for transfer first bit • 2-wire serial I/O mode • SBI mode	2 modes are available • 3-wire serial I/O mode ⋯ MSB/LSB can be selected for transfer first bit • 2-wire serial I/O mode	
Vectored interrupt	External: 3, internal: 3	External: 3, internal: 4	
Test input	External: 1, internal: 1		
Supply voltage	V_{DD} = 2.7 to 6.0 V	V_{DD} = 1.8 to 5.5 V	
Operating ambient temperature	T_A = −40 to +85˚C		
Package	• 42-pin plastic shrink DIP (600 mil) • 44-pin plastic QFP (10 × 10 mm)	• 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) • 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for system development using the μPD750068.

In the 75XL Series, the relocatable assembler which is common to the series is used in combination with the device file of each product.

Language processor

RA75X relocatable assembler	Host Machine			Part Number (Product Name)
		OS	Supply Media	
	PC-9800 Series	MS-DOS™ Ver. 3.30 to Ver. 6.2**Note**	3.5-inch 2HD	μS5A13RA75X
			5-inch 2HD	μS5A10RA75X
	IBM PC/AT™ compatible machines	Refer to "**OS for IBM PC**"	3.5-inch 2HC	μS7B13RA75X
			5-inch 2HC	μS7B10RA75X

Device file	Host Machine			Part Number (Product Name)
		OS	Supply Media	
	PC-9800 Series	MS-DOS Ver. 3.30 to Ver.6.2**Note**	3.5-inch 2HD	μS5A13DF750068
			5-inch 2HD	μS5A10DF750068
	IBM PC/AT compatible machines	Refer to "**OS for IBM PC**"	3.5-inch 2HC	μS7B13DF750068
			5-inch 2HC	μS7B10DF750068

Note   Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remark   Operation of the assembler and device file is guaranteed only on the above host machines and OSs.

PROM write tools

Hardware	PG-1500	PG-1500 is a PROM programmer which enables you to program single-chip microcontrollers including PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256K bits to 4M bits.		
	PA-75P0076CU	PROM programmer adapter for the μPD75P0076CU and 75P0076GT. Connect the programmer adapter to PG-1500 for use.		
Software	PG-1500 controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine.		

Host Machine			Part Number (Product Name)
	OS	Supply Media	
PC-9800 Series	MS-DOS Ver. 3.30 to Ver. 6.2**Note**	3.5-inch 2HD	μS5A13PG1500
		5-inch 2HD	μS5A10PG1500
IBM PC/AT compatible machines	Refer to "**OS for IBM PC**"	3.5-inch 2HD	μS7B13PG1500
		5-inch 2HC	μS7B10PG1500

Note Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

Debugging tool

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the μPD750068.

The system configurations are described as follows.

Hardware	IE-75000-R**Note 1**	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a μPD750068 Subseries, the emulation board IE-75300-R-EM and emulation probe that are sold separately must be used with the IE-75000-R. By connecting with the host machine and the PROM programmer, efficient debugging can be made. It contains the emulation board IE-75000-R-EM which is connected.
	IE-75001-R	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a μPD750068 Subseries, the emulation board IE-75300-R-EM and emulation probe that are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer.
	IE-75300-R-EM	Emulation board for evaluating the application systems that use a μPD750068 Subseries. It must be used with the IE-75000-R or IE-75001-R.
	EP-750068CU-R	Emulation probe for the μPD750068CU. It must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM.
	EP-750068GT-R EV-9500GT-42	Emulation probe for the μPD750068GT. It must be connected to the IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the flexible board EV-9500GT-42 which facilitates connection to a target system.
Software	IE control program	Connects the IE-75000-R or IE-75001-R to a host machine via RS-232-C and Centronix I/F and controls the IE-75000-R or IE-75001-R on a host machine.

Host Machine			Part Number (Product Name)
	OS	Supply Media	
PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13IE75X
	Ver. 3.30 to Ver. 6.2**Note 2**	5-inch 2HD	μS5A10IE75X
IBM PC/AT compatible machines	Refer to **"OS for IBM PC"**	3.5-inch 2HC	μS7B13IE75X
		5-inch 2HC	μS7B10IE75X

Notes 1. Maintenance product
2. Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.
2. The μPD750064, 750066, 750068, and 75P0076 are commonly referred to as the μPD750068 Subseries.

OS for IBM PC

The following IBM PC OS's are supported.

OS	Version
PC DOS™	Ver. 5.02 to Ver. 6.3 J6.1/V[Note] to J6.3/V[Note]
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V[Note] to 6.2/V[Note]
IBM DOS™	J5.02/V[Note]

Note Only English version is supported.

Caution Ver. 5.0 or later has the task swap function, but it cannot be used for this software.

APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to device

Document Name	Document No.	
	Japanese	English
*μ*PD750064, 750066, 750068, 750064(A), 750066(A), 750068(A) Data Sheet	U10165J	U10165E (this document)
*μ*PD75P0076 Data Sheet	U10232J	U10232E
*μ*PD750068 User's Manual	U10670J	U10670E
*μ*PD750068 Instruction Table	IEM-5606	–
75XL Series Selection Guide	U10453J	U10453E

(★ marks *μ*PD75P0076 Data Sheet row)

Documents related to development tool

Document Name			Document No.	
			Japanese	English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-750068CU/GT-R User's Manual		U10950J	U10950E
	PG-1500 User's Manual		U11940J	U11940E
Software	RA75X Assembler Package User's Manual	Operation	U12622J	U12622E
		Language	U12385J	U12385E
		Structured Assembler Preprocessor	U12598J	U12598E
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) Based	EEU-704	EEU-1291
		IBM PC Series (PC DOS) Based	EEU-5008	U10540E

(★ marks Software RA75X Assembler Package row)

Other related documents

Document Name	Document No.	
	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Party	U11416J	–

Caution   The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: **Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.**

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: **No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V$_{DD}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.**

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: **Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.**

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

• Device availability

• Ordering information

• Product release schedule

• Availability of related technical literature

• Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)

• Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
      800-366-9782
Fax: 408-588-6130
       800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 65-253-8311
Fax: 65-250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.
Electron Devices Division
Rodovia Presidente Dutra, Km 214
07210-902-Guarulhos-SP Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829

J99.1