

128MB - 16Mx64 SDRAM UNBUFFERED

FEATURES

- PC100 and PC133 compatible
- Burst Mode Operation
- Auto and Self Refresh capability
- LVTTTL compatible inputs and outputs
- Serial Presence Detect with EEPROM
- Fully synchronous: All signals are registered on the positive edge of the system clock
- Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
- 3.3V ± 0.3V Power Supply
- 144 pin SO-DIMM

DESCRIPTION

The W3DG6418V is a 16Mx64 synchronous DRAM module which consists of eight 16Mx8 SDRAM components in TSOP II package, and one 2Kb EEPROM in an 8 pin TSSOP package for Serial Presence Detect which are mounted on a 144 pin SO-DIMM multilayer FR4 Substrate.

* This product is under development, is not qualified or characterized and is subject to change without notice.


PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)

PINOUT											
PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK	PIN	BACK	PIN	BACK
1	V _{SS}	2	V _{SS}	49	DQ13	50	DQ45	97	DQ22	98	DQ54
3	DQ0	4	DQ32	51	DQ14	52	DQ46	99	DQ23	100	DQ55
5	DQ1	6	DQ33	53	DQ15	54	DQ47	101	V _{CC}	102	V _{CC}
7	DQ2	8	DQ34	55	V _{SS}	56	V _{SS}	103	A6	104	A7
9	DQ3	10	DQ35	57	NC	58	NC	105	A8	106	BA0
11	V _{CC}	12	V _{CC}	59	NC	60	NC	107	V _{SS}	108	V _{SS}
13	DQ4	14	DQ36	61	CK0	62	CKE0	109	A9	110	BA1
15	DQ5	16	DQ37	63	V _{CC}	64	V _{CC}	111	A10/AP	112	A11
17	DQ6	18	DQ38	65	RAS#	66	CAS#	113	V _{CC}	114	V _{CC}
19	DQ7	20	DQ39	67	WE#	68	NC	115	DQM2	116	DQM6
21	V _{SS}	22	V _{SS}	69	CS0#	70	NC	117	DQM3	118	DQM7
23	DQM0	24	DQM4	71	NC	72	NC	119	V _{SS}	120	V _{SS}
25	DQM1	26	DQM5	73	NC	74	CK1	121	DQ24	122	DQ56
27	V _{CC}	28	V _{CC}	75	V _{SS}	76	V _{SS}	123	DQ25	124	DQ57
29	A0	30	A3	77	NC	78	NC	125	DQ26	126	DQ58
31	A1	32	A4	79	NC	80	NC	127	DQ27	128	DQ59
33	A2	34	A5	81	V _{CC}	82	V _{CC}	129	V _{CC}	130	V _{CC}
35	V _{SS}	36	V _{SS}	83	DQ16	84	DQ48	131	DQ28	132	DQ60
37	DQ8	38	DQ40	85	DQ17	86	DQ49	133	DQ29	134	DQ61
39	DQ9	40	DQ41	87	DQ18	88	DQ50	135	DQ30	136	DQ62
41	DQ10	42	DQ42	89	DQ19	90	DQ51	137	DQ31	138	DQ63
43	DQ11	44	DQ43	91	V _{SS}	92	V _{SS}	139	V _{SS}	140	V _{SS}
45	V _{CC}	46	V _{CC}	93	DQ20	94	DQ52	141	**SDA	142	SCL
47	DQ12	48	DQ44	95	DQ21	96	DQ53	143	V _{CC}	144	V _{CC}




PIN NAMES

A0 – A11	Address Input (Multiplexed)
BA0-1	Select Bank
DQ0-63	Data Input/Output
CK0, CK1	Clock Input
CKE0	Clock Enable Input
CS0#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-7	DQM
V _{CC}	Power Supply (3.3V)
V _{SS}	Ground
SDA	Serial Data I/O
SCL	Serial Clock
DNU	Do Not Use
NC	No Connect


** These pins should be NC in the system which does not support SPD.



FUNCTIONAL BLOCK DIAGRAM



*CLOCK WIRING	
CLOCK INPUT	SDRAMS
*CK0	4 OR 5 SDRAMs
*CK1	4 OR 5 SDRAMs





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC} , V _{CCQ}	-1.0 ~ 4.6	V
Storage Temperature	T _{STG}	-55 ~ +150	°C
Power Dissipation	P _D	8	W
Short Circuit Current	I _{OS}	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
 Functional operation should be restricted to recommended operating condition.
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

Voltage Referenced to: V_{SS} = 0V, T_A ≤ 0°C ≤ +70°C

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	3.0	3.3	3.6	V	
Input High Voltage	V _{IH}	2.0	3.0	V _{CCQ} +0.3	V	1
Input Low Voltage	V _{IL}	-0.3	—	0.8	V	2
Output High Voltage	V _{OH}	2.4	—	—	V	I _{OH} = -2mA
Output Low Voltage	V _{OL}	—	—	0.4	V	I _{OL} = +2mA
Input Leakage Current	I _{LI}	-10	—	10	µA	3

Note:

- V_{IH} (max)= 5.6V AC. The overshoot voltage duration is ≤ 3ns.
- V_{IL} (min)= -2.0V AC. The undershoot voltage duration is ≤ 3ns.
- Any input 0V ≤ V_{IN} ≤ V_{CCQ}
 Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE

T_A = 25°C, f = 1MHz, V_{CC} = 3.3V, V_{REF} = 1.4V ± 200mV

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C _{IN1}	36	pF
Input Capacitance (RAS#,CAS#,WE#)	C _{IN2}	36	pF
Input Capacitance (CKE0)	C _{IN3}	36	pF
Input Capacitance (CK0, CK1)	C _{IN4}	16	pF
Input Capacitance (CS0#)	C _{IN5}	36	pF
Input Capacitance (DQM0-DQM7)	C _{IN6}	7	pF
Input Capacitance (BA0-BA1)	C _{IN7}	36	pF
Data Input/Output Capacitance (DQ0-DQ63)	C _{OUT}	10	pF




OPERATING CURRENT CHARACTERISTICS

$V_{CC} = 3.3V, T_A = 0^{\circ}C \leq +70^{\circ}C$

Parameter	Symbol	Conditions	Version	Units	Note
			133/100		
Operating Current (One bank active)	I _{CC1}	Burst Length = 1 t _{RC} ≥ t _{RC(min)} I _{OL} = 0mA	1280	mA	1
Precharge Standby Current in Power Down Mode	I _{CC2P}	CKE ≤ V _{IL(max)} , t _{CC} = 10ns	16	mA	
	I _{CC2PS}	CKE & CLK ≤ V _{IL(max)} , t _{CC} = ∞	10		
Active Standby Current in Non-Power Down Mode	I _{CC3N}	CKE ≥ V _{IH(min)} , CS ≥ V _{IH(min)} , t _{CC} = 10ns Input signals are changed one time during 20ns	400	mA	
Operating Current (Burst mode)	I _{CC4}	I _O = mA Page burst 4 Banks activated t _{CCD} = 2CLK	1320	mA	1
Refresh Current	I _{CC5}	t _{RC} ≥ t _{RC(min)}	2640	mA	2
Self Refresh Current	I _{CC6}	CKE ≤ 0.2V	24	mA	

Notes:

1. Measured with outputs open.
2. Refresh period is 64ms.



AC TIMING PARAMETERS

Symbol	Parameter	Speed Grade 100MHz		Speed Grade 133MHz		Units	Notes	
		Min	Max	Min	Max			
t _{CK}	Clock Period	10		7.5		ns		
t _{CH}	Clock High Time Rated @1.5V	3		2.5		ns		
t _{CL}	Clock Low Time	3		2.5		ns		
t _{IS}	Input Setup Times	Address/ Command & CKE	2		1.5		ns	
		Data	2		1.5		ns	
t _{IH}	Input Hold Times	Address/Command & CKE	1		0.8		ns	
		Data	1		0.8		ns	
t _{AC}	Output Valid From Clock		6.0 (t _{CO} = 5.2)		5.4 (t _{CO} = 4.6)	ns	1	
t _{OH}	Output Hold From Clock Rated @ 50 pF (1.8 ns @ 0 pf)	3		2.7		ns		
t _{OHZ}	Output Valid to Z	3	9	2.7	7	ns		
t _{CCD}	CAS to CAS Delay	1		1		t _{CK}		
t _{CBD}	CAS Bank Delay	1		1		t _{CK}		
t _{CKE}	CKE to Clock Disable	1		1		t _{CK}		
t _{RP}	RAS Precharge Time	20		20		ns		
t _{RAS}	RAS Active Time	50		45		ns		
t _{RCd}	Activate to Command Delay (RAS to CAS Delay)	20		20		ns		
t _{RRD}	RAS to RAS Bank Activate Delay	20		15		ns		
t _{RC}	RAS Cycle Time	70		67.5		ns		
t _{DQD}	DQM to Input Data Delay	0		0		t _{CK}		
t _{DWD}	Write Cmd. to Input Data Delay	0		0		t _{CK}		
t _{MRD}	Mode Register set to Active delay	3		3		t _{CK}		
t _{ROH}	Precharge to O/P in High Z		CL		CL	t _{CK}	2	
t _{DQZ}	DQM to Data in High Z for read	2		2		t _{CK}		
t _{DQM}	DQM to Data mask for write	0		0		t _{CK}	3	
t _{DPL}	Data-in to PRE Command Period	20		15		ns		
t _{DAL}	Data-in to ACT (PRE) Command period (Auto precharge)	5		5		t _{CK}		
t _{SB}	Power Down Mode Entry		1		1	t _{CK}		
t _{SRX}	Self Refresh Exit Time	10		10		ns	4	
t _{PDE}	Power Down Exit Set up Time	1		1		t _{CK}	5	
t _{CKSTP}	Clock Stop During Self Refresh or Power Down	200		200		t _{CK}	6	
t _{REF}	Refresh Period		64		64	ms		
t _{RFC}	Row Refresh Cycle Time	80.0		75.0		ns		

- Access times to be measured w/input signals of 1 V/ns edge rate, 0.8 V to 2.0 V, t_{CO} is clock to output with no load.
- CL = CAS Latency
- Data Masked on the same clock
- Self refresh Exit is asynchronous, requiring 10 ns to ensure initiation. Self refresh exit is complete in 10 ns + t_{RC}.
- Timing is asynchronous. If t_{IS} is not met by rising edge of CK then CKE is assumed latched on next cycle.
- If the clock is stopped during self refresh or power down, 200 clocks are required before CKE is high.




PACKAGE DIMENSIONS FOR AD1

Ordering Information	Speed	CAS Latency	Height*
W3DG6418V10AD1	100MHz	CL=2	27.94 (1.1") MAX
W3DG6418V7AD1	133MHz	CL=2	27.94 (1.1") MAX
W3DG6418V75AD1	133MHz	CL=3	27.94 (1.1") MAX

Note: For industrial temperature range product, add an "I" to the end of the part number.

PACKAGE DIMENSIONS FOR AD1



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES).



Document Title

128MB - 16Mx64 SDRAM UNBUFFERED

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	9-04	Advanced
Rev 1	1.1 Added AC Spec 1.2 Moved from Advanced to Preliminary	10-25-04	Preliminary