ASSP For Power Supply Applications

BIPOLAR

Switching Regulator Controller

MB3817

DESCRIPTION


The MB3817 is a pulse width modulator (PWM) type switching regulator controller IC designed for low-voltage and high-speed operation. This can be used in applications as down-conversion or down/up-conversion (Zeta method).

With fewer external components and faster operating speed, the MB3817 enables reduction in power supply unit size, making it ideal for use with internal power supplies in compact, high-performance portable devices.

FEATURES


- Wide range of operating power supply voltages : 2.5 V to 18 V
- Built-in high-precision reference voltage generator : 1.5 V $\pm\,2\%$
- High speed operation is possible : Max 500 kHz
- Wide input voltage range of error amplifier : 0 V to Vcc 0.9 V
- Built-in soft start function
- Built-in timer/latch-actuated short-circuiting protection circuit
- Totem-pole type output with adjustable on/off current (for PNP transistors)
- Built-in standby function
- Small package : SSOP-16P (FPT-16P-M05)

PACKAGE






■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O	Descriptions			
1	СТ		This terminal connects to a capacitor for setting the triangular-wave freque			
2	RT		This terminal connects to a resistor for setting the triangular-wave frequency.			
3	+IN	I	Error amplifier non-inverted input terminal			
4	–IN	I	Error amplifier inverted input terminal			
5	FB	0	Error amplifier output terminal			
6	DTC	I	Dead time control terminal			
7	CB1		Boot capacitor connection terminal			
8	CB2		Boot capacitor connection terminal			
9	Vcc		Power supply terminal			
10	OUT	0	Totem-pole type output terminal			
11	VE		Output current setting terminal			
12	GND		Ground terminal			
13	CS		Soft start setting capacitor connection terminal			
14	CSCP	—	Short detection setting capacitor connection terminal			
15	CTL	I	Power supply control terminal When this terminal is High, IC is inactive state When this terminal is Low, IC is standby state			
16	Vref	0	Reference voltage output terminal			

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	Unit		
Falameter	Symbol	Condition	Min	Max	Onit	
Power supply voltage	Vcc	—		20	V	
Power dissipation	Po	Ta ≤ +25 °C		440*	mW	
Storage temperature	Tstg	—	-55	+125	°C	

* : The package is mounted on the epoxy board (10 cm \times 10 cm) .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition		Unit		
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power supply voltage	Vcc		2.5	6.0	18	V
Reference voltage output current	Ior		-1		0	mA
Error amp. input voltage	Vin	_	0	—	Vcc - 0.9	V
Control input voltage	Vctl		0	_	18	V
Output current	lo		3	—	30	mA
Timing capacitance	Ст		150	—	1500	pF
Timing resistance	R⊤		5.1	_	100	kΩ
Oscillation frequency	fosc		10	200	500	kHz
Soft start capacitance	Cs			0.1	1.0	μF
Short detection capacitance	CSCP	_		0.1	1.0	μF
Boot capacitance	Св			—	0.1	μF
Operating temperature	Та		-40	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(Vcc = 6 V, Ta = +25 °C)

_		Symbol	Pin		Value			
Pa	Parameter		no.	Condition	Min	Тур	Max	Unit
	Output voltage	Vref	16	_	1.47	1.50	1.53	V
	Output temperature stability	$\Delta V_{REF}/V_{REF}$	16	$Ta = -40^{\circ}C$ to $+85^{\circ}C$		0.5*		%
Reference section (Ref)	Input stability	Line	16	Vcc = 2.5 V to 18 V		2	10	mV
	Load stability	Load	16	$I_{OR} = 0 \text{ mA to } -1 \text{ mA}$		2	10	mV
	Short circuit output current	los	16	$V_{\text{REF}} = 1 \text{ V}$	-10	-5	-2	mA
Under voltage	Threshold voltage	Vтн	13	Vcc = _		2.0	2.3	V
lockout	Threshold voltage	Vtl	13	Vcc = _	1.5	1.8		V
protection	Hysteresis width	Vн	13		0.1	0.2		V
section (UVLO)	Reset voltage	Vr	13	—	0.6	1.0		V
	Threshold voltage	V _{T0}	10	Duty cycle = 0%	0.9	1.0		V
Soft start		VT100	10	Duty cycle = 100%		1.4	1.5	V
section (CS)	Input standby voltage	Vstb	13	_		50	100	mV
	Charge current	Існд	13	—	-1.4	-1.0	-0.6	μΑ
	Threshold voltage	Vтн	14	—	0.60	0.65	0.70	V
Short circuit detection	Input standby voltage	Vstb	14	_		50	100	mV
section (SCP)	Input latch voltage	VI	14	—		50	100	mV
	Input source current	h	14		-1.4	-1.0	-0.6	μΑ
Triangular waveform oscillator	Oscillator frequency	fosc	10	$\begin{array}{l} C_{\text{T}}=330 \text{ pF} \\ R_{\text{T}}=6.2 \text{ k}\Omega \end{array}$	450	500	550	kHz
	Frequency voltage stability	$\Delta f/f_{dv}$	10	Vcc = 3.6 V to 16 V		1	10	%
section (OSC)	Frequency temperature stability	Δ f/f _{dt}	10	$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$		1*		%

*: Standard design value.


(Continued)

(Continued)


			Symbol Pin Cond			Value) v, ia – -	
Parameter		Symbol	no.	Condition	Min	Тур	Мах	Unit
	Input offset voltage	Vio	3, 4	V _{FB} = 1.2 V			10	mV
	Input offset current	lio	3, 4	V _{FB} = 1.2 V			100	nA
	Input bias current	h	3, 4	V _{FB} = 1.2 V	-200	-100	_	nA
	Common mode input voltage range	Vсм	3, 4	_	0		Vcc – 0.9	V
Error amp.	Common mode rejection ratio	CMRR	5	DC	60	100		dB
section (Error	Voltage gain	Av	5	DC	60	100		dB
Amp.)	Frequency bandwidth	BW	5	$A_V = 0 dB$	_	800*		kHz
	Maximum output	Vом ⁺	5	—	1.8	2.0		V
	voltage width	Vом ⁻	5	—	—	50	500	mV
	Output sink current	lo ⁺	5	V _{FB} = 1.2 V	60	120		μA
	Output source current	lo⁻	5	Vfb = 1.2 V	_	-2.0	-0.6	mA
	Threshold voltage	Vt0	10	Duty cycle = 0%	0.9	1.0		V
Dead time		VT100	10	Duty cycle = 100%	—	1.4	1.5	V
control section (DTC)	ON duty cycle	Dtr	10	$\label{eq:Vdtc} \begin{array}{l} V_{\text{DTC}} = V_{\text{REF}} \times 0.88 \\ C_{\text{T}} = 330 \ \text{pF}, \\ R_{\text{T}} = 6.2 \ \text{k}\Omega \end{array}$	70	80	90	%
	Input current	Іртс	6	$V_{DTC} = 0 V$	-500	-250		nA
PWM	Threshold voltage	Vто	10	Duty cycle = 0%	0.9	1.0		V
comparator		Vt100	10	Duty cycle = 100%		1.4	1.5	V
section (PWM	Input sink current	lı+	5	—	60	120		μA
Comp.)	Input source current	l-	5	—	—	-2.0	-0.6	mA
	Output sink current	lo+	10	$R_E = 15 \ k\Omega$	18	30	42	mA
Output section (OUT)	Output source current	lo⁻	10	Duty ≤ 5 %	_	-100	-50	mA
	Standby leakage current	Ilo	10	Vcc = 18 V, Vo = 18 V	_		10	μΑ
Control section	Input on condition	Von	11		2.1		18	V
(CTL)	Input off condition	Voff	11	—	0	—	0.7	V
Input current		lı –	15	$V_{CTL} = 5 V$		100	200	μA
Standby current		Iccs	9	Vctl = 0 V			10	μA
Power supply cu	irrent	Icc	9	Output "H"		2.7	4.0	mA

*: Standard design value.


■ TYPICAL CHARACTERISTICS



⁽Continued)



(Continued)



■ FUNCTIONAL DESCRIPTION

1. Switching Regulator Functions

(1) Reference voltage circuit (Ref)

The reference voltage circuit generates a temperature-compensated stable voltage (\pm 1.50 V). This reference voltage is used as the reference voltage and bias level for the power control unit.

(2) Triangular-wave oscillator circuit

By connecting a timing capacitor and a resistor to the C_T (pin1) and the R_T (pin2) terminals, it is possible to generate any desired triangular oscillation waveform.

(3) Error amplifier

The error amp. is an amplifier circuit that detects the output voltage from the switching regulator and produces the PWM control signal. The broad in-phase input voltage range of 0 V to Vcc - 0.9 V provides easy setting from external power supplies and enables use with applications such as DC motor speed control systems.

Also, it is possible to provide stable phase compensation for a system by setting up any desired level of loop gain, by connecting feedback resistance and a capacitor between the error amp. output terminal (FB terminal (pin 5)) and the inverse input terminal (–IN terminal (pin 4)).

(4) PWM comparator (PWM Comp.)

This is a voltage comparator with one inverted input and three non-inverted inputs, and operates as a voltagepulse width modulator controlling output duty in relation to input voltage.

The output transistor is turned on during the interval in which the triangular waveform is lower than any of three voltages : the error amp. output voltage (FB terminal (pin 5)), soft start set voltage (CS terminal (pin 13)), or dwell time setting voltage (DTC terminal (pin 6)).

(5) Output circuits (OUT)

The output circuit has totem pole type configuration, and can drive an external PNP transistor.

The on current value can be set up to a maximum of 30 mA using the resistance (RE) connected to the VE terminal (pin 11).

The off current is set by connecting a bootstrap capacitor C_B between the CP1 terminal (pin 7) and CP2 terminal (pin 8).

2. Power Supply Control Functions

The output is switched on and off according to the voltage level at the CTL terminal (pin 15).

CTL terminal voltage level	Channel on/off status
L (≤ 0.7 V)	Standby mode*
H (≥ 2.1 V)	Operating mode

* : Supply current in standby mode is 10 μ A or less.

3. Protective Circuit Functions

(1) Soft start and short protection circuits (CS, SCP)

Soft starting, by preventing a rush current at power-on, can be provided by connecting a capacitor C_S to the CS terminal (pin 13).

After the soft start operation is completed, the CSCP terminal (pin 14) is held at "L" level (standby voltage V_{STB}), which functions as short detection standby mode. If an output short causes the error amp. output to rise above 1.5 V, capacitor C_{SCP} begins charging, and after reaching threshold voltage V_{TH} of 0.65 V causes the OUT terminal (pin 10) to be fixed at "H" level and the dwell time to be set to 100%, and the CSCP terminal (pin 14) is held at "L" level.


Once the protection circuit has been activated, the power supply must be reset to restore operation.


(2) Low input voltage error prevention circuit (UVLO)

Power-on surges and momentary drops in power supply voltage can cause errors in control IC operation, which can destroy or damage systems. The low input voltage error protection circuit compares the supply voltage to the internal reference voltage, and sets the OUT terminal (pin 10) to "H" level in the event of a drop in supply voltage.

Operation is restored when the power supply voltage returns above the threshold voltage of the low input voltage error prevention circuit.

SETTING OUTPUT VOLTAGE





OSCILATOR FREQUENCY SETTING

The oscillator frequency can be set by connecting a timing capacitor (C_T) to the CT terminal (pin1) and a timing resistor (R_T) to the RT terminal (pin2).

Oscillator frequency : fosc 1023000


fosc (kHz) $\Rightarrow \frac{1020000}{C_{T} (pF) \bullet R_{T} (k\Omega)}$


METHOD OF SETTING THE OUTPUT CURRENT


The output circuit is comprised of a totem-pole configuration. Its output current waveform is such that the ONcurrent value is set by constant current and the OFF-current value is set by a time constant. These output currents are set using the equations below.


ON current : $Io^+ [mA] \Rightarrow \frac{500}{R_E [\Omega]}$ (Voltage on output current-setting pin V_E = 0.5 V) OFF current : OFF-current time constant = proportional to the value of C_B

Output circuit









METHOD OF SETTING THE SHORT DETECTION TIME

The error amp. output is connected to the inverted input of the short detector comparator circuit (SCP Comp.), where it is constantly compared to the reference voltage of approximately 1.5 V that is connected to the non-inverted input.


If the switching regulator load conditions are stabilized, the short detector comparator output is at "H" level, transistor Q3 is on, and the CSCP terminal (pin14) holds the input standby voltage V_{STB} which is 50 mV.

If load conditions change rapidly due to a cause such as a load short, so that output voltage falls, the short detector comparator circuit output changes to "L" level. When this happens, transistor Q3 turns off and the short detector capacitor C_{SCP} connected externally to the CSCP terminal starts charging from the input source current II, which is $-1.0 \ \mu$ A.

Short detection time (tPE)


tpe[s] ≑ 0.65 × Cscp [μF]

When the short detector capacitor C_{SCP} has been charged to the threshold voltage V_{TH} , which is 0.65 V, the SR latch is set, and the external PNP transistor is turned off (setting dwell time to 100%). At this time, the SR latch input is closed, and the CSCP terminal is set to input latch voltage V₁ which is 50 mV.



■ TREATMENT WHEN NOT USING CSCP

When you do not use the timer/latch-actuated short-circuiting protection circuit, connect the CSCP terminal (pin 14) to GND.




■ METHOD OF SETTING SOFT START TIME

To protect against surge currents when the IC is turned on, a soft start setting can be made by connecting a soft start capacitor (C_s) to the CS terminal (pin 13).

When the IC starts up (CTL terminal (pin 15) to "H" level, Vcc \geq UVLO threshold voltage V_{TH}) the transistor Q1 turns off and the soft start capacitor (Cs) connected to the CS terminal begins charging from the charge current I_{CHG} which is -1.0 µA.


At this time, if the CS terminal voltage is less than 0.9 V, the soft start comparator circuit output goes to "H" level, transistor Q2 turns on and the CSCP terminal (pin 14) holds input standby voltage V_{STB} which is 50 mV so that the short protection circuit is not activated. When the CS terminal voltage is greater than or equal to 0.9 V, transistor Q2 turns off, the PWM comparator circuit compares the CS terminal voltage with the triangular wave and changes the ON duty of the OUTPUT terminal, thus achieving a soft start. Note that the soft start time is determined by the following formula.

Soft start time (time before output ON duty reaches 50%)



■ TREATMENT WHEN NOT USING CS

When not using the soft start function, the CS terminal (pin 13) should be left open.



■ METHOD OF SETTING THE DEAD TIME


When the device is set for step-up inverted output based on the flyback method, the output transistor is fixed to a full-on state (ON-duty = 100%) at power switch-on. To prevent this problem, you may determine the voltages on the DTC terminals (pin 6) from the V_{REF} voltage so you can easily set the output transistor's dead time (maximum ON-duty) independently for each channel as shown below.


When the voltage on the DTC terminals (pin 6) is lower than the triangular-wave output voltage from the oscillator, the output transistor turns off. The dead time calculation formula assuming that triangular-wave amplitude \cong 0.4 V and triangular-wave minimum voltage \cong 1.4 V is given below.

Duty (ON) MAX
$$\Rightarrow \frac{Vdt - 1.0 V}{0.4} \times 100 [\%]$$

When you do not use these DTC terminals, connect them to V_{REF} terminal.


• When using DTC to set dead time






■ APPLICATION EXAMPLE


1. Step-down scheme



2. Zeta scheme



3. Flyback scheme




■ APPLICATION


1. Equivalent series resistance and stability of smoothing capacitor

The equivalent series resistance (ESR) of the smoothing capacitor in the DC/DC converter greatly affects the loop phase characteristic.

A smoothing capacitor with a high ESR improves system stability because the phase is advanced into the high-frequency range of an ideal capacitor (see Fig. 34 and 35). A smoothing capacitor with a low ESR reduces system stability. Use care when using low ESR electrolytic capacitors (OS-CON[™]) and tantalum capacitors.


Note : OS-CON is the trademark of Sanyo Electric Co.,Ltd.






Reference data

In an aluminum electrolytic smoothing capacitor (RC \Rightarrow 1.0 Ω) is replaced with a low ESR electrolytic capacitor (OS-CONTM : RC \Rightarrow 0.2 Ω), the phase margin is reduced by half (see Fig. 37 and 38).






■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 $M\Omega$ resistors in series.
- Do not apply a negative voltage
 - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

ORDERING INFORMATION

Part number	Package	Remarks
MB3817PFV	16-pin Plastic SSOP (FPT-16P-M05)	

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0308 © FUJITSU LIMITED Printed in Japan