AD8264(Rev0) Ver la hoja de datos (PDF) - Analog Devices

Número de pieza

componentes Descripción

Fabricante

AD8264
(Rev.:Rev0)

Quad, 235 MHz, DC-Coupled VGA and Differential Output Amplifier

Analog Devices 

AD8264

GN12

+V

–V

OFS12

GND1 GND2 GND3 GND4 GND5 GND6

+V

–V

IN_1

IN1

R51

0Ω

R11

49.9Ω

OPP12

OP1_2

R7 OP12

453Ω

IN_2

R73 R45

0Ω 49.9Ω

IN2

R24

DNI

R31

DNI

R23 R22

DNI DNI

R10

DNI

GN1_2

C34 +

10µF

L1

R32 FB

DNI

GNLO

C20

0.1µF

C33

+ 10µF

L2

FB

C19

0.1µF

C24

0.1µF

R49 R86

0Ω 0Ω

R47 R48

0Ω 0Ω

40 39 38 37 36 35 34 33 32 31

1

IPN1

2

OPP1

3

OPP2

4

IPN2

PIN 0

EXPOSED PADDLE

R9

DNI

OFS_12

VGA1 R1

453Ω

R55

30

0Ω

VOL1

R56

29

0Ω

VOH1

R58

28

0Ω

VOH2

R57

27

0Ω

VOL2

IN3

OP3_4

IN4

IN_3

R78 R46

0Ω 49.9Ω

R6 OP34

453Ω

IN_4

OPP34

R17

49.9Ω

5 IPP2

R25

DNI

R20

DNI

6 IPP3

7 IPN3

8

OPP3

9 OPP4

R19

DNI

10 IPN4

PIN 0: EXPOSED PADDLE

26 VGA2

VGA2

25 VGA3

VGA3

R66

24

0Ω

VOL3

R65

23

0Ω

VOH3

R63

22

0Ω

VOH4

R64

21

0Ω

VOL4

R29

DNI

11 12 13 14 15 16 17 18 19 20

R8

453Ω

R72

0Ω

R12

DNI

R80 R79

0Ω 0Ω C23

0.1µF

C22

R28

0.1µF

DNI

R70 R71

0Ω 0Ω

VGA4

C21

0.1µF

R16

DNI

OFS_34

GN3_4

VOCM

L3

L4

FB

FB

VGA1

VOUT_1

VOUT_2

R69

453Ω

R67

453Ω

VGA2

VGA3

VOUT_3

VOUT_4

VGA4

GN34

VOCM

+V –V

OFS34

Figure 118. AD8264-EVALZ Schematic

The SMA connectors, VGA1 through VGA4, enable signal

monitoring at these nodes, with 453 Ω resistors for protecting

the device. These resistors can be shorted at the discretion of

the user if wide bandwidth is desired. The differential outputs

are provided with 0.1” spacing 2-pin headers, which fit the low

capacitance Tektronix differential scope probe P6045 model.

Note that the gain control input of the AD8264 is differential.

Each channel has its own gain control pin (GNHx); however,

pairs of pins are connected together on the evaluation board

and connected to a test loop. The 2-pin headers are provided for

jumpers to connect the gain pins to ground, preventing the

quiescent gain control voltage at the GNHx pins from floating

high. The low sides of the gain controls for each channel are

internally connected in the AD8264, and a 2-pin header with

jumper is provided to connect this pin (GNLO) to ground as well.

A similar arrangement of 2-pin headers is provided for the output

offset voltage. As shipped, the offset pins are connected to ground,

preventing the pins from floating high.

For connecting to an ADC, remove the jumpers at the OF1_2

and OF3_4 headers and connect the appropriate offset voltage

at the test loops, OF12 and OF34. If the VOCM pin is buffered,

it can be connected to the reference of the ADC.

Rev. 0 | Page 35 of 40

Share Link: