C8051F040/1/2/3/4/5/6/7
DOCUMENT CHANGE LIST
Revision 1.4 to Revision 1.5
• High Voltage Difference Amplifier Electrical Characteristics Tables: Corrected Common Mode Rejec-
tion Ratio MIN and TYP specifications.
• Flash Memory Chapter: Corrected text reference to “C8051F12x and C8051F13x”; Changed to
“C8051F04x”.
• 10 and 12-bit ADC0 Track and Conversion Example Timing Figures: Corrected bit name text from
“AD0STM” to “AD0CM”.
• ADC0 Chapters (10 and 12-bit): Updated analog multiplexer figure to represent correct connection of
HVREF to AIN- in differential HVDA configuration.
• ADC0 Chapters (10 and 12-bit): Updated HVDA section text to clarify usage of HVREF pin.
• ADC0 Chapters (10 and 12-bit): Added differential HVDA options to AMUX Selection Chart Table.
• Product Selection Guide Table: Added RoHS-compliant ordering information.
• Global DC Electrical Characteristics Table: Corrected units for “Analog Supply Current with Analog
Subsystems Inactive” to “µA”.
• Pin Definitions Table: Corrected HVAIN- pin description to “High Voltage Difference Amplifier Negative
Signal Input.”
• Interrupt Summary Table: Added “SFRPAGE” column and SFRPAGE value for each interrupt source.
• Interrupt Summary Table: Corrected “T4CON” to “TMR4CN”.
• Interrupt Summary Table: Corrected “T2CON” to “TMR2CN”.
• Interrupt Summary Table: Corrected “ADWINT” to “AD0WINT”.
• SFR Memory Map Table: Corrected SFR Page for ADC2CN from page 1 to page 2.
• Oscillators Chapter: Corrected steps for enabling external crystal oscillator.
• PCA0CPHn SFR Definition: Corrected SFR address of PCA0CPH1 from “0xFD” to “0xFE”.
Rev. 1.5
325