DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HMP8115CN Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Fabricante
HMP8115CN
Intersil
Intersil 
HMP8115CN Datasheet PDF : 43 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CLK
DVALID
HMP8115
P15-P8
Y0
Y1
Y2
Y3
Y4
P7-P0
Cb0
Cr0
Cb2
Cr2
Cb4
NOTES:
tDVLD
14. Y0 is the first active luminance pixel of a line. Cb0 and Cr0 are first active chrominance pixels in a line. Cb and Cr will alternate every
cycle due to the 4:2:2 subsampling.
15. BLANK is asserted per Figure 9.
16. DVALID is asserted for every valid pixel during both active and blanking regions. DVALID is not a 50% duty cycle synchronous output and
will appear to jitter as the Output Sample Rate converter adjusts the output timing for various data rates and clock frequency inputs.
FIGURE 14. OUTPUT TIMING FOR 16-BIT YCbCr MODE (DVLD_LTC = 0, DVLD_DCYC = 1)
CLK
DVALID
BLANK
P15-P11
[P14-P10]
P10-P5
[P9-P5]
R0
R1
R2
R3
R4
G0
G0
G2
G2
G4
P4-P0
B0
B1
B2
B3
B4
NOTES:
17. BLANK is asserted per Figure 9.
tDVLD
18. DAVLID is asserted for every valid pixel during both active and blanking regions. DVALID is not a 50% duty cycle synchronous output
and will appear to jitter as the Output Sample Rate converter adjusts the output timing for various data rates and clock frequency inputs.
FIGURE 15. OUTPUT TIMING FOR 16-BIT [15-BIT] RGB MODE (DVLD_LTC = 0, DVLD_DCYC = 1)
8-BIT BT.656 OUTPUT
If BT.656 data is generated, it is output following each rising
edge of CLK2. The BT.656 EAV and SAV formats are shown
in Table 4 and the pixel output timing is shown in Figure 16.
The EAV and SAV timing is determined by the programmed
horizontal and vertical blank timing
BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD
are output following the rising edge of CLK2.
For proper operation, CLK2 must be exactly 2x the desired
output sample rate. The DVALID output is continuously
asserted during the entire active video time.
During the blanking intervals, the YCbCr outputs have a
value of 16 for Y and 128 for Cb and Cr, unless ancillary data
is present.
Due to the use of digital PLLs and source video timing the
total # of samples per line may not equal exactly 1716
(NTSC) or 1728 (PAL). The active video portion of the
BT.656 data stream is always exactly 1440 continuous sam-
ples. Any line-to-line timing difference from nominal # of
samples per line, plus or minus, is accommodated in the hor-
izontal blanking interval.
14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]