Parameter Measurement Information
ICS601-21
LOW PHASE NOISE CLOCK MULTIPLIER
VD D = 3.3V
Z = 50Ω
Qx
LVPECL
Z = 50Ω
nQx
50Ω
50Ω
GND =0V
V D D-2V = 1.3V
3.3V LVPECL Driver Termination
VD D = 3.3V
LVPECL
GND =0V
Z = 50Ω
Z = 50Ω
SCOPE
Qx
50Ω
nQx
50Ω
3.3V Output Load AC Test Circuit
nFOUT
FOUT
tcycle(n)
tcycle(n+1)
tjit(cc) = tcycle(n) - tcycle(n+1)
1000 Cycles
CYCLE-TO-CYCLE JITTER
Reference Point
HISTOGRAM
Mean Period
(First edge after trigger)
1s contains 68.26% of all measurements
2s contains 95.4% of all measurements
3s contains 99.73% of all measurements
4s contains 99.99366% of all measurements
6s contains (100-1.973x10-7)% of all measurements
Period Jitter
VOH
VREF
VOL
nFOUT
FOUT
Pulse Width
tPERIOD
ODC =
tPW
tPERIOD
OUTPUT DUTY CYCLE AND tPERIOD
80%
Clock
20%
Outputs
tOR
80%
VSWING
20%
tOF
OUTPUT RISE/FALL TIME
MDS 601-21 H
5
Revision 040204
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l www.icst.com