ICS8705 Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza

componentes Descripción

Fabricante

ICS8705

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Integrated Circuit Systems 

Integrated

Circuit

Systems, Inc.

ICS8705

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL

CLOCK GENERATOR

REVISION HISTORY SHEET

Rev

Table

A

T3A

B

T5A

T4D:T4F; T5B

T3A

T5A

C

T5B

C

T1

C

T2

C

T1

C

T1

T1, T4A, T4D

D

T5A, T5B

1

E

T5A & T5B

T5A & T5B

F

T5B

G

T2

G

G

G

T6

Page

Description of Change

1 Updated Block Diagram

3 PLL Enable Function Table - revised the Reference Frequency Range column

5 3.3V AC Characteristics Table - updated the Output Frequency row from

350MHz Max. to 275MHz Max.

6, 7 Added 2.5V tables.

3 PLL Enable Function Table - revised the Reference Frequency Range column

5 3.3V AC Characteristics Table - updated the Output Frequency row from

275MHz Max. to 250MHz Max.

7 2.5V AC Characteristics Table - updated the Output Frequency row from

275MHz Max. to 250MHz Max.

2 Pin Description Table - revised power pin descriptions.

2

Pin Characteristics Table - add 23pF (typical) in CPD row.

2

Pin Description Table - Pin# 10 from description, replaced "Connect to pin 10."

with "Connect to one of the outputs."

2 Revised CLK0 description and MR description.

8

2, 4, 6

5, 7

Revised Output Rise/Fall Time Diagram.

Revised description for VDD to read Core supply from Positive supply.

AC Characteristics, added another row to "odc" with different test conditions

and values.

Updated format.

2 Pin Description table - revised MR description.

5&7

5&7

AC tables - Changed the Static Phase Offset limits for CLK1, nCLK1.

AC tables - added Static Phase Offset with "fREF = 66MHz, Qx * 2".

3.3V AC table - corrected typo in SPO parameter to read NOTE 4

from NOTE 7.

Throughout datasheet revised title to read "...Differential-to-LVCMOS/LVTTL..."

7 2.5V AC Characteristics Table - added Phase Jitter spec, and Note 5.

9 Replaced Static Phase Offset Diagram with Phase Jitter & SPO Diagram.

2

Pin Characteristics Table - changed CIN from 4pF max. to 4pF typical.

11 Added Differential Clock Input Interface section.

12 & 13 Added Layout Guideline

14 Ordering Information Table - added "Lead-Free" part number

Date

1/25/02

3/14/02

4/4/02

4/10/02

7/15/02

8/1/02

8/21/02

11/22/02

1/22/03

2/13/03

3/14/03

5/15/03

6/6/03

6/16/04

8705BY

www.icst.com/products/hiperclocks.html

17

REV. G JUNE 16, 2004

Share Link: