LPC1776 Ver la hoja de datos (PDF) - NXP Semiconductors.

Número de pieza

componentes Descripción

Fabricante

LPC1776

32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 96 kB SRAM; USB Device/Host/OTG; Ethernet; LCD; EMC

NXP Semiconductors. 

NXP Semiconductors

LPC178x/7x

32-bit ARM Cortex-M3 microcontroller

Table 37. Revision history …continued

Document ID

Release date Data sheet status

Change notice Supersedes

LPC178X_7X v.4.1

Modifications:

20121115

Product data sheet

-

LPC178X_7X v.4

• LCD timing characteristics updated in Table 27 “Dynamic characteristics: LCD” and

Figure 26 added.

• Removed table note “The peak current is limited to 25 times the corresponding maximum

current.” in Table 9.

• Removed deep power-down spec Table 13 and associated table note.

• Updated min value for tWEHEOW Table 15.

• Removed Fig 21 Internal RC oscillator frequency versus temperature.

• Updated 12-bit and 8-bit values for ET Table 29.

• Changed data sheet status to Product.

LPC178X_7X v.4

Modifications:

20120501

Preliminary data sheet

-

LPC178X_7X v.3

• Editorial updates.

• BOD values added in Section 7.34.2.

• Parameters tCSLBLSL, tCSHOEH, tOEHANV, tdeact, tBLSHEOW, tBLSHDNV updated in Table 17.

• CL = 10 pF added to Table 24, Table 26, Table 28.

• IDD(REG)(3V3) corrected in Table 13 for conditions Deep-sleep mode, Power-down mode, and

Deep-power down mode.

• IBAT corrected in Table 13 for condition Deep power-down mode.

• Power consumption data in Figure 9 and Figure 10 corrected.

• I/O voltage VDD(3V3) specified in Table 17, Table 18, Table 19, Table 24, Table 28.

• VDD(3V3) range corrected in Table 23.

• Parameter CL changed to 10 pF for EMC timing in Table 17 to Table 20.

• USB and Ethernet dynamic characteristics removed. Timing characteristics follow USB 2.0

Specification (full speed) and IEEE standard 802.3 standards (see Section 7.15 and

Section 7.14 for compliance statements).

• Pad characteristics updated in Table 3.

• Parameter IBAT updated in Table 13.

• Figure 11 added.

• SDRAM timing corrected in Figure 19.

• EEPROM erase and programming times added (Table 16).

• Data sheet status changed to preliminary.

LPC178X_7X

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.5 — 26 April 2016

© NXP Semiconductors N.V. 2016. All rights reserved.

121 of 126

Share Link: