NCV8612 Ver la hoja de datos (PDF) - ON Semiconductor

Número de pieza

componentes Descripción

Fabricante

NCV8612

Ultra-Low Iq Automotive System Power Supply IC Power Saving Triple-Output Linear Regulator

ON Semiconductor 

NCV8612

PIN FUNCTION DESCRIPTIONS

Pin No.

Symbol

Description

1

ASO_RAIL

Output/Input of the automatic switchover (ASO) circuitry. Place a 1 uF ceramic capacitor on

this pin to provide local bypassing to the LDO linear regulator pass devices.

2

VIN−B

Primary power supply input. Connect battery to this pin through a blocking diode.

3

VIN−H

Holdup power supply rail. Connect a storage capacitor to this pin to provide a temporary

backup rail during loss of battery supply. A bleed resistor (typically 1 kW) is needed from

VIN−B to this pin in order to trickle charge this capacitor.

4

VIN−A

Voltage monitor which determines whether the 8 V supply is able to power the outputs. If the

8 V supply is present, the FET’s connected to VIN−B and VIN−H will be turned off, and the 8 V

supply will be providing power to the outputs. If the 8 V supply is not present, the FET’s on

VIN−B and VIN−H will be left on, and the greater of those voltages will be driving the outputs.

5

VBATT_MON

VBATT monitor pin. To operate overvoltage shutdown, HV_DET and BO_DET, connect this pin

to ASO_RAIL or battery. To eliminate overvoltage shutdown, HV_DET and BO_DET, tie this

pin to ground.

6

HV_DET

High−voltage detect output. When VBATT_MON surpasses 19 V, this pin will be driven to

ground. During normal operation, this pin is held at VPP.

7

BO_DET

Brown out indicator output. When VBATT_MON and VIN−A falls below 7.5 V, this pin will be

driven to ground. During normal operation, this pin is held at VPP.

8

EN

Enable pin for the LDO linear regulators. Logic high on this pin will enable the LDO linear

regulators. Driving this pin to ground will place the IC in a low power shutdown state.

9

GND

Ground. Reference point for internal signals. Internally connected to pin 13. Ground is not

connected to the exposed pad of the DFN20 package.

10

HOT_FLG

Thermal warning indicator. This pin provides an early warning signal of an impending thermal

shutdown.

11

IGNIN

Ignition buffer input

12

IGOUT

Ignition buffer logic output

13

GND

Ground. Reference point for internal signals. Internally connected to pin 9. Ground is not

connected to the exposed pad of the DFN20 package.

14

DLY

Delay pin. Connect a capacitor to this pin to set the delay time.

15

RST

Reset pin. Monitors VOUT1.

16

VOUT3 FB

Voltage Adjust Input; use an external voltage divider to set the output voltage

17

VOUT1

5 V output. Voltage is internally set.

18

VOUT2

3.3 V output. Voltage is internally set.

19

VOUT3

Adjustable voltage output. This voltage is set through an external resistor divider.

20

VIN_S3

Supply rail for the standby linear regulator VOUT3. Tie this pin to ASO_RAIL or a separate

supply rail.

EP

−

Exposed Pad of DFN device. This pad serves as the main path for thermal spreading.

The Exposed Pad is not connected to IC ground.

MAXIMUM RATINGS (Voltages are with respects to GND unless noted otherwise)

Rating

Symbol

Max

Min

Unit

Maximum DC Voltage

VIN−B, VIN−A, ASO_RAIL,

40

−0.3

V

VBATT_MON, VIN_S3, EN, IGNIN

Peak Transient

VIN−B, VIN−A, ASO_RAIL,

45

−0.3

V

VBATT_MON, VIN_S3, EN, IGNIN

Maximum DC Voltage

VIN−H

24

−0.3

V

Maximum DC Voltage

IGNOUT, VPP, HV_DET, BO_DET,

7

−0.3

V

HOT_FLG, RST, DLY, VOUT1, VOUT2

Maximum DC Voltage

VOUT3

10

−0.3

V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

should not be assumed, damage may occur and reliability may be affected.

http://onsemi.com

3

Share Link: