ADG707(Rev0) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
ADG707 Datasheet PDF : 11 Pages
| |||
ADG706/ADG707
Table I. ADG706 Truth Table
A3 A2 A1 A0 EN ON Switch
X
X
X
X
0
NONE
0
0
0
0
1
1
0
0
0
1
1
2
0
0
1
0
1
3
0
0
1
1
1
4
0
1
0
0
1
5
0
1
0
1
1
6
0
1
1
0
1
7
0
1
1
1
1
8
1
0
0
0
1
9
1
0
0
1
1
10
1
0
1
0
1
11
1
0
1
1
1
12
1
1
0
0
1
13
1
1
0
1
1
14
1
1
1
0
1
15
1
1
1
1
1
16
X = Don’t Care.
Table II. ADG707 Truth Table
A2
A1
A0
EN
ON Switch Pair
X
X
X
0
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
1
NONE
1
2
3
4
5
6
7
8
X = Don’t Care.
VDD
VSS
IDD
ISS
GND
S
D
IN
VD (VS)
RON
∆RON
RFLAT(ON)
IS (OFF)
ID (OFF)
ID, IS (ON)
VINL
VINH
IINL(IINH)
CS (OFF)
TERMINOLOGY
Most Positive Power Supply Potential.
Most Negative Power Supply in a Dual Sup-
ply Application. In single supply applications,
this should be tied to ground at the device.
CD (OFF)
CD, CS (ON)
Positive Supply Current.
Negative Supply Current.
Ground (0 V) Reference.
CIN
tTRANSITION
Source Terminal. May be an input or output.
Drain Terminal. May be an input or output.
Logic Control Input.
tON (EN)
Analog Voltage on Terminals D, S.
Ohmic Resistance Between D and S.
tOFF (EN)
On Resistance Match Between any Two Chan-
nels, i.e., RONmax – RONmin.
Flatness is defined as the difference between
the maximum and minimum value of on
resistance as measured over the specified analog
signal range.
Source Leakage Current with the Switch
“OFF.”
Drain Leakage Current with the Switch “OFF.”
tOPEN
Charge
Injection
Off Isolation
Channel Leakage Current with the Switch Crosstalk
“ON.”
Maximum Input Voltage for Logic “0.”
Minimum Input Voltage for Logic “1.”
Bandwidth
Input Current of the Digital Input.
“OFF” Switch Source Capacitance. Measured
with reference to ground.
On Response
Insertion
Loss
“OFF” Switch Drain Capacitance. Measured
with reference to ground.
“ON” Switch Capacitance. Measured with
reference to ground.
Digital Input Capacitance.
Delay Time Measured Between the 50% and
90% Points of the Digital Inputs and the Switch
“ON” Condition when Switching from One
Address State to Another.
Delay Time Between the 50% and 90% Points
of the EN Digital Input and the Switch “ON”
Condition.
Delay Time Between the 50% and 90% Points
of the EN Digital Input and the Switch “OFF”
Condition.
“OFF” Time Measured Between the 80%
Points of Both Switches when Switching from
One Address State to Another.
A Measure of the Glitch Impulse Transferred
from the Digital Input to the Analog Output
During Switching.
A Measure of Unwanted Signal Coupling
through an “OFF” Switch.
A Measure of Unwanted Signal which is
Coupled through from One Channel to
Another as a Result of Parasitic Capacitance.
The Frequency at which the Output Is
Attenuated by 3 dBs.
The Frequency Response of the “ON” Switch.
The Loss Due to the ON Resistance of the
Switch.
–6–
REV. 0
Share Link: 