DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TRC103 Ver la hoja de datos (PDF) - RF Monolithics, Inc

Número de pieza
componentes Descripción
Fabricante
TRC103
RFM
RF Monolithics, Inc 
TRC103 Datasheet PDF : 65 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
The dual register set allows a new frequency to be completely entered in one register set while operating on the
other register set. It is important to load all three divider parameters into a register set before switching control to
it. Otherwise, a transient out-of-band frequency shift can occur. The dual register set facilitates FHSS operation,
as the operating frequency for the next hop can be loaded anytime during the current hop interval, making this
programming task less time critical. The values of P, S and R for FSK operation on several common frequencies
are given in Table 65. Software for determining P, S and R values for any in-band frequency is provided with the
TRC103 development kit.
Configuration
MCFG00 bits 4..3
P
S
R
868.3 MHz
10
106
55
133
915.0 MHz
01
100
50
119
955.0 MHz
10
62
50
71
Table 65
6.5 Frequency Synthesizer Channel Programming for OOK Modulation
When using a standard 12.8 MHz reference crystal the RF channel frequency for OOK receive is:
FTXRF = (14.4*(75*(P + 1) + S)/(R + 1)) - FDEV, with P, S in the range 0 to 255, R in the range of 64 to 169
Where FTXRF and transmitter deviation frequency FDEV are in MHz, and P, S, and R are divider integers where S
must be less than (P+1). An FDEV value of 0.1 MHz is normally used, which must match the receiver low IF fre-
quency FIF2. There are two sets of three registers that hold the values of P, S and R:
Register
MCFG06
MCFG07
MCFG08
MCFG09
MCFG0A
MCFG0B
Divider Parameter
R1
P1
S1
R2
P2
S2
Table 66
MCFG00 bit 0 selects the register set to use for the frequency synthesizer. A 0 value selects register set MCFG06
- MCFG08 and a 1 value selects register set MCFG09 - MCFG0B. In addition, MCFG00 bits 4..3 select the oper-
ating band as follows:
MCFG00 bits 4..3
10
00
01
10
11
Band
863 - 870 MHz
902 - 915 MHz
915 - 928 MHz
950 - 960 MHz
not used
Table 67
The dual register set allows a new frequency to be completely entered in one register set while operating on the
other register set. It is important to load all three divider parameters into a register set before switching control to
it. Otherwise, a transient out-of-band frequency shift can occur. The dual register set facilitates FHSS operation,
as the operating frequency for the next hop can be loaded anytime during the current hop interval, making this
www.RFM.com E-mail: info@rfm.com
©2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 52 of 65
TRC103 - 10/16/12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]