UPD16835AGS-BGG Ver la hoja de datos (PDF) - NEC => Renesas Technology
Número de pieza
componentes Descripción
Fabricante
UPD16835AGS-BGG Datasheet PDF : 32 Pages
| |||
µPD16835A
Pulse width
Rotation direction
Number of pulses
Current setting
ENABLE
(1)
Internal data retained.
Output reset
Internal output retained
Internal data retained.
Output reset
Internal output retained
Internal output retained
(2)
Not output
Not output
Not output
Not output
Not output
(3)
Updated to S2 data at FF2
Updated to S2 data at either FF1 or FF2
by enable data of (2)
The initial mode of this product is as follows.
The IC operation can be initialized as follows:
(1) Turns ON VDD.
(2) Make RESET input “L”.
(3) Input serial initial data.
In initial mode, the operating status of the IC is as shown in Table 5-15.
Table 5-15. Operations in Initial Mode
Item
Current consumption
OSC
VD
FF1 to FF7
PULSE OUT
EXP0 to EXP3
Serial operation
Specifications
100 µA
Oscillation stops.
Input of external clock is inhibited.
Input inhibited.
“L” level
“L” level
Undefined in the case of (1) above.
Previous value is retained in the case of (2) above.
Can be updated by serial data in the case of (3) above.
Can be accessed after initialization in the case of (1) above.
Can be accessed after RESET has gone “H” in the case of (2) above.
Can be accessed in the case of (3) above.
Step pulse output is inhibited and FF7 is made “L” if the following conditions are satisfied.
(1) If the set number of pulses (2nd/5th: standard data) is 00H.
(2) If the checksum value is other than 00H.
(3) If the start up wait time is set to 1 VD or longer.
(4) If the start up wait time + start up drive wait time is set to 1 VD or longer.
(5) If start up wait is completed earlier than LATCH (↓).
(6) If VD is not input.
20
Data Sheet S15973EJ1V0DS
Share Link: 