Philips Semiconductors
12. Waveforms
74HC564
Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
CP input
Qn output
1/fmax
VM
tW
tPHL
VM
tPLH
tTHL
tTLH
001aab938
VM = 0.5 × VI.
Fig 6. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock
pulse width, the output transition times and the maximum clock frequency
OE input
output
LOW to OFF
OFF to LOW
output
HIGH to OFF
OFF to HIGH
tr
10 %
90 %
VM
tPLZ
tf
tPZL
tPHZ
10 %
90 %
VM
tPZH
VM
outputs
enabled
outputs
disabled
outputs
enabled
001aab940
VM = 0.5 × VI.
Fig 7. Waveforms showing the 3-state enable and disable times
9397 750 13814
Product data sheet
Rev. 03 — 11 November 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
12 of 18