■ Pin Configuration
LN4890
SHUTDOWN 1
BYPASS 2
+IN 3
-IN 4
MSOP-8
(Top View)
SHUTDOWN 1
8 VO2
7 GND
6 VDD
5 VO1
BYPASS 2
+IN 3
-IN 4
SOP-8
(Top View)
■ Pin Function Description
Pin Number
1
2
3
4
5
6
7
8
Pin Name
SHUTDOWN
BYPASS
+IN
-IN
VO1
VDD
GND
VO2
Function Description
Chip Enable (Low Effective)
Bypass Capacitance Input Pin
Positive Input Terminal (Differential +)
Negative Input Terminal (Differential -)
Negative Output Terminal (Differential -)
Power Supply
Ground Pin
Positive Output Terminal (Differential +)
■ Marking Rule
MSOP-8、SOP-8
Marking
LN4890
XXXX
8 VO2
7 GND
6 VDD
5 VO1
Pin 1
XXXX: Date Code
Rev.1.0 —Nov. 24, 2011
2
www.natlinear.com