MB3793-30DPNF Ver la hoja de datos (PDF) - Cypress Semiconductor
Número de pieza
componentes Descripción
Fabricante
MB3793-30DPNF Datasheet PDF : 24 Pages
| |||
MB3793-27D/28D/30D
9. Operation Sequence
Positive Clock Pulse Input
See “Figure 8-1 Basic Operation (Positive Clock Pulse)” under “8. Timing Diagram”.
Negative Clock Pulse Input
See “Figure 8-2 Basic Operation (Negative Clock Pulse)” under “8. Timing Diagram”.
The MB3793 operates in the same way whether it inputs positive or negative pulses.
Single-clock Input Monitoring
To use the MB3793 while monitoring only one clock, connect clock pins CK1 and CK2.
Although the MB3793 operates basically in the same way as when monitoring two clocks, it monitors the clock signal at every
other input pulse.
See “Figure 8-3 Single-clock Input Monitoring (Positive Clock Pulse)” under “8. Timing Diagram”.
Description of Operations
The numbers given to the following items correspond to numbers (1) to (13) used in “8. Timing Diagram”.
(1) The MB3793 outputs a reset signal when the power supply voltage (VCC) reaches about 0.8 V (VCCL).
(2) If VCC reaches or exceeds the rise-time detected voltage VSH, the MB3793 starts charging the power-on reset hold time
setting capacitor CTP. At this time, the output remains in a reset state.
(3) When CTP has been charged for a certain period of time TPR (until the CTP pin voltage exceeds the threshold voltage (Vth)
after the start of charging), the MB3793 cancels the reset (setting the /RESET pin to “H” level from “L” level).
The Vth value is about 2.4 V with VCC = 3.3 V
The power-on reset hold time tPR is set with the following equation:
tPR (ms) ≈ A × CTP (µF)
The value of A is about 750 with VCC = 3.3 V. The MB3793 also starts charging the watchdog timer monitor time setting
capacitor (CTW).
(4) When the voltage at the watchdog timer monitor time setting pin CTW reaches the “H” level threshold voltage VH, the CTW
switches from the charge state to the discharge state.
The value of VH is always about 1.24 V regardless of the detected voltage.
(5) If the CK2 pin inputs a clock pulse (positive edge trigger) when the CTW is being discharged in the CK1-CK2 order or
simultaneously, the CTW switches from the discharge state to the charge state.
The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses with the system logic circuit
operating normally.
(6) If no clock pulse is fed to the CK1 or CK2 pin within the watchdog timer monitor time tWD due to some problem with the system
logic circuit, the CTW pin is set to the “L” level threshold voltage VL or less and the MB3793 outputs a reset signal (setting the
/RESET pin to “L” level from “H” level).
The value of VL is always about 0.24 V regardless of the detected voltage.
The watchdog timer monitor time tWD is set with the following equation:
tWD (ms) ≈ B CTW (mF) C CTP (mF)
The value of B is hardly affected by the power supply voltage; it is about 1600 with VCC = 5.0 V.
The value of C is 0.
For this reason:
tWD (ms) ≈ B CTW (mF)
Document Number: 002-08488 Rev.*C
Page 14 of 24
Share Link: 