DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ISL83387 Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza
componentes Descripción
Fabricante
ISL83387 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ISL83387E
TABLE 2. POWERDOWN LOGIC TRUTH TABLE
RCVR OR XMTR
RS-232 LEVEL
EDGE WITHIN 30 FORCEOFF FORCEON TRANSMITTER RECEIVER PRESENT AT INVALID
SEC?
INPUT
INPUT
OUTPUTS OUTPUTS RECEIVER INPUT? OUTPUT
MODE OF OPERATION
NO
H
H
Active
Active
NO
L
Normal Operation (Enhanced
NO
H
H
Active
Active
YES
H
Auto Powerdown Disabled)
YES
YES
H
L
Active
Active
NO
H
L
Active
Active
YES
L
Normal Operation (Enhanced
H
Auto Powerdown Enabled)
NO
H
L
High-Z
Active
NO
L
Powerdown Due to Enhanced
NO
H
L
High-Z
Active
YES
H
Auto Powerdown Logic
X
L
X
High-Z
Active
NO
L
Manual Powerdown
X
L
X
High-Z
Active
YES
H
INVALID DRIVING FORCEON AND FORCEOFF (EMULATES AUTOMATIC POWERDOWN)
X
NOTE 3 NOTE 3
Active
Active
YES
H
Normal Operation
X
NOTE 3 NOTE 3
High-Z
Active
NO
L
Forced Auto Powerdown
NOTES:
3. Input is connected to INVALID Output.
PWR
MGT
LOGIC
FORCEOFF, FORCEON
INVALID
I/O CHIP
POWER SUPPLY
VL ISL83387E
VCC
CPU
I/O
UART
FIGURE 2. CONNECTIONS FOR MANUAL POWERDOWN
mode an RC time constant after this rising edge. The time
constant isn’t critical, because the ISL83387E remains
powered up for 30 seconds after the FORCEON falling edge,
even if there are no signal transitions. This gives slow-to-
wake systems (e.g., a mouse) plenty of time to start
transmitting, and as long as it starts transmitting within 30
seconds both systems remain enabled.
FN6040 Rev 1.00
July 8, 2005
POWER
MANAGEMENT
UNIT
MASTER POWERDOWN LINE
0.1F
1M
FORCEOFF FORCEON
ISL83387E
FIGURE 3. CIRCUIT TO ENSURE IMMEDIATE POWER UP
WHEN EXITING FORCED POWERDOWN
VL Logic Supply Input
Unlike other RS-232 interface devices where the CMOS
outputs swing between 0 and VCC, the ISL83387E features
a separate logic supply input (VL; 1.8V to 5V, regardless of
VCC) that sets VOH for the receiver and INVALID outputs.
Connecting VL to a host logic supply lower than VCC,
prevents the ISL83387E outputs from forward biasing the
input diodes of a logic device powered by that lower supply.
Connecting VL to a logic supply greater than VCC ensures
that the receiver and INVALID output levels are compatible
even with the CMOS input VIH of AC, HC, and CD4000
devices. Note that the VL supply current increases to 100A
with VL = 5V and VCC = 3.3V (see Figure 16). VL also
powers the transmitter and logic inputs, thereby setting their
switching thresholds to levels compatible with the logic
supply. This separate logic supply pin allows a great deal of
flexibility in interfacing to systems with different logic
supplies. If logic translation isn’t required, connect VL to the
ISL83387E VCC.
INVALID Output
The INVALID output always indicates (see Table 2) whether
or not 30s have elapsed with invalid RS-232 signals (see
Page 7 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]