CY7C1320CV18-200BZXI データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C1320CV18-200BZXI
Cypress Semiconductor
CY7C1320CV18-200BZXI Datasheet PDF : 29 Pages
| |||
CY7C1316CV18, CY7C1916CV18
CY7C1318CV18, CY7C1320CV18
Maximum Ratings
Exceeding maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Storage Temperature ................................. –65°C to +150°C
Ambient Temperature with Power Applied.... –10°C to +85°C
Supply Voltage on VDD Relative to GND ........–0.5V to +2.9V
Supply Voltage on VDDQ Relative to GND.......–0.5V to +VDD
DC Applied to Outputs in High-Z ......... –0.5V to VDDQ + 0.3V
DC Input Voltage [11].............................. –0.5V to VDD + 0.3V
Current into Outputs (LOW) ........................................ 20 mA
Static Discharge Voltage (MIL-STD-883, M 3015).... >2001V
Latch up Current..................................................... >200 mA
Operating Range
Range
Commercial
Industrial
Ambient
Temperature (TA)
0°C to +70°C
–40°C to +85°C
VDD [15]
1.8 ± 0.1V
VDDQ [15]
1.4V to
VDD
Electrical Characteristics
DC Electrical Characteristics
Over the Operating Range [12]
Parameter
Description
Test Conditions
Min
Typ
Max
Unit
VDD
VDDQ
VOH
VOL
VOH(LOW)
VOL(LOW)
VIH
VIL
IX
IOZ
VREF
IDD
Power Supply Voltage
1.7
1.8
1.9
V
IO Supply Voltage
Output HIGH Voltage
Note 16
Output LOW Voltage
Note 17
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
IOH = −0.1 mA, Nominal Impedance
IOL = 0.1 mA, Nominal Impedance
Input LOW Voltage
Input Leakage Current
GND ≤ VI ≤ VDDQ
Output Leakage Current GND ≤ VI ≤ VDDQ, Output Disabled
Input Reference Voltage [18] Typical Value = 0.75V
1.4
1.5
VDD
V
VDDQ/2 – 0.12
VDDQ/2 + 0.12 V
VDDQ/2 – 0.12
VDDQ/2 + 0.12 V
VDDQ – 0.2
VDDQ
V
VSS
0.2
V
VREF + 0.1
VDDQ + 0.3 V
–0.3
VREF – 0.1
V
−5
5
μA
−5
5
μA
0.68
0.75
0.95
V
VDD Operating Supply
VDD = Max,
IOUT = 0 mA,
f = fMAX = 1/tCYC
267MHz
(x8)
(x9)
(x18)
775
mA
780
805
(x36)
855
250MHz (x8)
705
mA
(x9)
710
(x18)
730
(x36)
775
200MHz (x8)
575
mA
(x9)
580
(x18)
600
(x36)
635
167MHz (x8)
490
mA
(x9)
490
(x18)
510
(x36)
540
Notes
15. Power up: assumes a linear ramp from 0V to VDD(min) within 200 ms. During this time VIH < VDD and VDDQ < VDD.
16. Outputs are impedance controlled. IOH = –(VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω.
17. Outputs are impedance controlled. IOL = (VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω.
18. VREF(min) = 0.68V or 0.46VDDQ, whichever is larger, VREF(max) = 0.95V or 0.54VDDQ, whichever is smaller.
Document Number: 001-07160 Rev. *C
Page 20 of 29
[+] Feedback
Share Link: 