DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX1215(2005) データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX1215
(Rev.:2005)
MaximIC
Maxim Integrated 
MAX1215 Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
1.8V, 12-Bit, 250Msps ADC for
Broadband Applications
Differential, AC-Coupled, LVPECL-Compatible
Clock Input
The MAX1215 dynamic performance depends on the
use of a very clean clock source. The phase noise floor
of the clock source has a negative impact on the SNR
performance. Spurious signals on the clock signal
source also affect the ADCs dynamic range. The pre-
ferred method of clocking the MAX1215 is differentially
with LVDS- or LVPECL-compatible input levels. The fast
data transition rates of these logic families minimize the
clock input circuitrys transition uncertainty, thereby
improving the SNR performance. To accomplish this, a
50reverse-terminated clock signal source with low
phase noise is AC-coupled into a fast differential
receiver such as the MC100LVEL16D (Figure 7). The
receiver produces the necessary LVPECL output levels
to drive the clock inputs of the data converter.
Transformer-Coupled, Differential Analog
Input Drive
In general, the MAX1215 provides the best SFDR and
THD with fully differential input signals and it is not re-
commended to drive the ADC inputs in single-ended
configuration. In differential input mode, even-order
harmonics are usually lower since INP and INN are bal-
anced, and each of the ADC inputs only requires half
the signal swing compared to a single-ended configu-
ration. Wideband RF transformers provide an excellent
solution to convert a single-ended signal to a fully dif-
ferential signal, required by the MAX1215 to reach its
optimum dynamic performance.
A secondary-side termination of a 1:1 transformer (e.g.,
Mini-Circuits ADT1-1WT) into two separate 24.9±1%
resistors (use tight resistor tolerances to minimize
effects of imbalance; 0.5% would be an ideal choice)
placed between top/bottom and center tap of the trans-
former is recommended to maximize the ADCs dynam-
ic range. This configuration optimizes THD and SFDR
performance of the ADC by reducing the effects of
transformer parasitics. However, the source imped-
ance combined with the shunt capacitance provided
by a PC board and the ADCs parasitic capacitance
limit the ADCs full-power input bandwidth to approxi-
mately 600MHz.
SINGLE-ENDED
INPUT TERMINAL
0.1µF
50
510
VCLK
0.1µF
8
2
7
MC100LVEL16D
3
6
510
4
5
0.01µF
VGND
0.1µF
150
0.1µF
150
INP
INN
AVCC OVCC
CLKN CLKP
MAX1215
D0P/ND11P/N
12
Figure 7. Differential, AC-Coupled, PECL-Compatible Clock Input Configuration
AGND OGND
14 ______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]